Errata

Title & Document Type: 853A Economy Spectrum Analyzer Operation and

Service Manual

Manual Part Number: 00853-90010

Revision Date: August 1982

About this Manual

We've added this manual to the Agilent website in an effort to help you support your product. This manual provides the best information we could find. It may be incomplete or contain dated information, and the scan quality may not be ideal. If we find a better copy in the future, we will add it to the Agilent website.

HP References in this Manual

This manual may contain references to HP or Hewlett-Packard. Please note that Hewlett-Packard's former test and measurement, life sciences, and chemical analysis businesses are now part of Agilent Technologies. The HP XXXX referred to in this document is now the Agilent XXXX. For example, model number HP8648A is now model number Agilent 8648A. We have made no changes to this manual copy.

Support for Your Product

Agilent no longer sells or supports this product. You will find any other available product information on the Agilent Test & Measurement website:

www.agilent.com

Search for the model number of this product, and the resulting product page will guide you to any available information. Our service centers may be able to perform calibration if no repair parts are needed, but no other support from Agilent is available.





ECONOMY SPECTRUM ANALYZER OPERATION

Copyright © 1982, HEWLETT PACKARD COMPANY
1400 FOUNTAIN GROVE PARKWAY, SANTA ROSA, CALIFORNIA, 95404, U.S.A.

HP Part No. 00853-90010

Printed: AUGUST 1982

CONTENTS

Chap	ter Page	Chapter	Pug
	INTRODUCTION	Trace A Trace	B
	Signal Analysis		
	BASIC DESCRIPTION		Frace, HP-IB Clear
1	GETTING STARTED 4	3 SPECIAL TOPICS	
	Operating Precautions		mic Range 16
	Line Power On		· · · · · · · · · · · · · · · · · · ·
•	Front-Panel Adjustment Procedure 4		litude Measurement
	Display Adjustments-HP 853A		Substitution 23
	Spectrum Analyzer Display 4		
	Display Adjustments-HP 180-Series	4 TYPICAL MEASU	REMENTS
	Display Mainframe		
	Frequency and Amplitude Adjustments-		
	HP 8558B Spectrum Analyzer 5		
	Frequency and Amplitude Adjustments-		: Interference (EMI)
	HP 8557A Spectrum Analyzer 6		y Response
	Frequency and Amplitude Adjustments-	CATV Measurer	nents
	HP 8559A Spectrum Analyzer 6	C141 - 171-01111111111111111111111111111111	
,	Normal Settings 7	5 HP IB REMOTE O	PERATION
	Three-Knob Operation	3 III-IB KEMOICO	EGNATION TO THE TELESTICS
		APPENDIX A	
2	FRONT PANEL OPERATION 9		VERSIONS 43
- :	Tuning, Frequency GHz, Frequency MHz,		
	Start-Center	Conversion Equal	ions 43
	Frequency Band GHz, Sig Ident, ALT-IF 9	APPENDIX B	
•	Frequency Cal		WARRED POL
	Frequency Span/Division, Resolution	THE INDESA	EXAMPLES FOR
	Bandwidth	THE HE SOUN	
	Reference Level, Input Atten, Amplitude	APPENDIX C	•
	Scale		
	Sweep Time/DIV, Sweep Trigger	180-SERIES DISPI	AYS
+	Video Filter	A DDCNIDIN D	
	Baseline Clipper	APPENDIX D	
,	basenite Cupper	CONTROLTUNC	TONS 52

INTRODUCTION

SIGNAL'ANALYSIS

The spectrum analyzer is a receiver that displays signals in the frequency domain. The CRT on the spectrum analyzer mainframe displays signal amplitude (A) on the vertical axis (see Figure 1) and frequency (f) on the horizontal axis. To visualize how a spectrum analyzer displays the frequency domain, picture a tuneable bandpass filter that scans the frequency axis. At any point on the frequency axis, the spectrum analyzer displays only the signal component it is tuned to receive, rejecting all others. In this way, the individual frequency components of a signal are

viewed separately. In comparison, an oscilloscope displays the signal in the time domain, and the displayed amplitude represents the vector sum of all signal components.

This manual will acquaint you with various kinds of spectrum measurements, and the techniques for making them with a Hewlett-Packard economy spectrum analyzer: Model 8559A, 8558B, or 8557A. Further information on specific topics related to signal analysis is available in HP Application Notes, which can be obtained by contacting your nearest Hewlett-Packard sales office.





Figure 1. Frequency and Time Domain





HP 85588

HP 8557A



HP 853A/8559A

Figure 2. The HP Economy Spectrum Analyzer Family

BASIC DESCRIPTION

An HP economy spectrum analyzer consists of either the HP 853A Spectrum Analyzer Display mainframe or an HP 180-series Display mainframe plus one of three different spectrum analyzer plug-ins: the HP 8559A Spectrum Analyzer, the HP 8558B Spectrum Analyzer, or the HP 8557A Spectrum Analyzer. The HP 853A Display mainframe and the three plug-in spectrum analyzers are shown in Figure 2.

HP 8559A Spectrum Analyzer

The HP 8559A Spectrum Analyzer plug-in employs harmonic mixing to cover a measurement range of 10 MHz to 21 GHz in six frequency bands. It can display frequency spans as narrow as 100 kHz, and as wide as 9 GHz (the latter in full span mode). A five-digit LED readout indicates the spectrum analyzer center frequency with a resolution of 1 MHz. The HP 8559A can be used to measure signals over an amplitude range of -111 dBm to +30 dBm.

HP 8558B Spectrum Analyzer

The HP 8558B Spectrum Analyzer plug-in has a measurement range of 100 kHz to 1500 MHz, and cau display frequency spans from 50 kHz to 1000 MHz. A four-digit LED readout indicates the spectrum analyzer start or center frequency with a resolution of 1 MHz or 100 kHz. The HP 8558B can be used to measure signals over an amplitude range of -117 dBm to +30 dBm. A front-panel IST LO OUTPUT is provided for stimulus/response measurements, using the HP 8444A Option 059 Tracking Generator.

HP 8557A Spectrum Analyzer

The HP 8557A Spectrum Analyzer plug-in has a measurement range of 10 kHz to 350 MHz, and can display frequency spans as narrow as 50 kHz, and as wide as 350 MHz. A four-digit LED readout indicates the spectrum analyzer start or center frequency with a resolution of 1 MHz or 100 kHz. The HP 8557A can measure signals over an amplitude range of - 117 dBm to + 20 dBm.

Features common to the three economy spectrum analyzer plus-ins include:

 Zero span mode enables operation as a manuallytuned receiver for time domain display of signal modulation.

- Resolution bandwidths in 1-3 sequence from 1 kHz to 3 MHz.
- Frequency span control and resolution bandwidth control can be coupled to function as a single "zoom" control.
- Automatic sweep control coupled to frequency span, resolution bandwidth, and video filter to maintain CRT display calibration.
- Absolute amplitude calibration and direct readout of the reference level, CW signals at or below the reference level are automatically below the gain compression level.
- Low internal harmonic and intermodulation distortion, typically provides greater than 70 dB of dynamic range for distortion measurement,
- Probe power jack for signal analysis with high-impedance active probes, such as the HP 1121A (features on HP 8558B and 8557A only).

HP 853A Spectrum Analyzer Display

The HP 853A Spectrum Analyzer Display is a large-screen, digital storage display mainframe for use exclusively with the HP 8559A, 8558B, and 8557A Spectrum Analyzer plug-ins. Digital memory provides buffer storage for two independent traces, both of which can be displayed or blanked as desired. Digital processing also provides push-button features such as maximum signal hold, digital averaging, and trace normalization. A conventional analog display mode can also be selected.

The HP 853A has limited HP-IB capabilities. CRT trace and graticule data is dumped directly to a listen-only HP-IB plotter by pressing two front-panel push buttons. Control settings on the spectrum analyzer plug-in cannot be monitored via the HP-IB; however, all digital display functions are programmable via a controller, and two lines of annotation can be displayed on the CRT for labelling purposes or operator prompting. In addition, controller commands allow transfer of trace data for analysis or storage.

CHAPTER 1 GETTING STARTED

OPERATING PRECAUTIONS

The HP 8559A, 8558B, and 8557A Spectrum Analyzer plug-ins are sensitive measuring instruments. Overloading their inputs with too much power, peak voltage, or de voltage will permanently damage their input circuits. Do not exceed the input levels specified below:

Maximum Input (Damage) Levels

HP 8559A

Total Power:

- +20 dBm (0.1W, 2.2 Vrms) with 0 dB input attenuation
- +30 dBm (1W, 7.1 Vrms) with ≥10 dB input attenuation

dc or ac (<100 Hz): ± 7.1 V

Peak Pulse Power: +50 dBm (100W, >10 µsec pulse width, 0.01% duty cycle) with ≥30 dB input attenuation

HP 8558B

Total Power:

+30 dBm (1W, 7.1 Vrms)

dc or ac (<100 Hz): ± 50 V

Peak Pulse Power: +50 dBm (100W, >10 µsec pulse width, 0.01% duty cycle) with ≥20 dB input attenuation

HP 8557A

Total Power:

+20 dBm (0.1W, 2.2 Vrms)

de or ac (<100 Hz): ±30V

NOTE

When you are measuring input signals of unknown power levels, a preliminary instrument settling of ≥30 dB INPUT ATTEN is recommended.

CAUTION

Although the spectrum analyzer's reference level can be set for power levels up

to +60 dBm, the total input power must not exceed the absolute maximum limits listed above

LINE POWER ON

Before connecting the line power cord, make sure the proper line voltage and line fuse have been selected for the display mainframe. Failure to set the ac power input selector on the display mainframe to correspond with the level of the ac source voltage could cause damage to the instrument when the power cord is plugged in.

WARNING

The spectrum analyzer and any device connected to it must be connected to power line ground. Failure to ensure proper grounding could result in a shock hazard to personnel or damage to the instrument.

LINE power is switched at the display mainframe front panel. A safety indicator lights when the ac power is on. **NEVER** remove a spectrum analyzer plug-in from the display mainframe without first switching the ac LINE power switch to OFF.

For optimum performance, you should allow the spectrum analyzer to warm up for at least 30 minutes before using it to make measurements.

FRONT-PANEL ADJUSTMENT PROCEDURE

The front-panel adjustment procedure adapts the HP 8559A, 8558B, or 8557A Spectrum Analyzer ping-in to a particular display mainframe, and should be performed daily after instrument warm-up. The step-by-step adjustment is also an excellent way for new users to become acquainted with the various spectrum analyzer controls. Once the procedure is completed, the spectrum analyzer is calibrated for absolute amplitude and frequency measurements. Make the adjustment settings shown in Table I before you start the adjustment procedure.

DISPLAY ADJUSTMENTS - HP 853A Spectrum Analyzur Display

 Switch LINE power OFF then ON while holding PLOT GRAT push button depressed to activate the

Table 1. Adjustment Settings

Function	Setting	
Spectrum Analyzer Plug-In		
INPUT ATTEN (dB)*	10 dB	
REFERENCE LEVEL	0 dBm	
Option 002	+50 dBmV	
REF LEVEL FINE	O dBm	
Amplitude Scale	LIN	
FREQ SPAN/DIV	O MHz (uncoupled)	
RESOLUTION BW	1 MHz (uncoupled)	
SWEEP TIME/DIV	AUTO	
SWEEP TRIGGER	FREE RUN	
START-CENTER	CENTER	
(8558B, 8557A)		
FREQUENCY BAND GHZ	,01–3	
(8559A)		
TUNING	>60 MHz	
BASELINE CLIPPER	OFF	
VIDEO FILTER	OFF	
*On older plug-ins, set OPTIMUM INPUT to 30 dBm.		
HP 853A Spectrum Analyzer ₃ Display		
TRACE A	WRITE	
TRACE B	STORE BLANK	
DGTL AVG	OFF	
INPUT-B-+A	OFF	
HP 180-Series Display Mainframe		
DISPLAY	INT	
MAGNIFIER	XI	
SCALE (180TR, 182T)	OFF	
PERSISTENCE (181T/TR)	MIN	
Display Mode (181T/TR)	WRITE	

digital test routines. The "#0" that appears on the left side of the CRT means digital test routine #0 is now activated.

- Press and release the PLOT GRAT push button four times to step to digital test routine #4, as indicated by the "#4" displayed on the left side of the CRT.
- With an adjustment tool, adjust the FOCUS control as necessary to make the characters on the CRT as clear as possible.
- Adjust the X POSN and Y POSN controls to align the square trace pattern with the outermost CRT graticule lines.

Momentarily press the PLOT GRAT and PLOT TRACE push buttons simultaneously to exit the digital test routines.

DISPLAY ADJUSTMENTS - HP 180-Series Display Maintrame

- With an adjustment tool, adjust the VERTICAL POSN control to place the CRT trace on a horizontal graticule line near the CRT center.
- Reduce the INTENSITY and set the SWEEP TIME/DIV control to MAN. Use the MAN SWEEP knob to center the CRT dot.

CAUTION

Leaving a dot on the CRT for prolonged periods at high intensity can burn the phosphor.

- Adjust FOCUS and ASTIG controls for the smallest round dot possible.
- 4. Reset the SWEEP TIME/DIV control to AUTO and increase the INTENSITY for an optimum CRT trace. Adjust the HORIZONTAL POSITION control to center the CRT trace. If the horizontal deflection is not exactly 10 divisions, adjust the HORIZ GAIN control located on the rear panel of the spectrum analyzer plug-in.

NOTE

To adjust the HORIZ GAIN, you must switch the LINE power OFF, then remove the spectrum analyzer plug-in from the mainframe.

Adjust TRACE ALIGN so that the CRT trace is parallel to the horizontal graticule lines.

FREQUENCY AND AMPLITUDE ADJUSTMENTS — HP 8558B Spectrum Analyzer

- Adjust VERTICAL POSN until the CRT trace aligns with the bottom CRT graticule line.
- Connect the 35 MHz CAL OUTPUT to the spectrum analyzer input and center the 35 MHz signal with the TUNING control.
- Narrow the FREQ SPAN/DIV to 200 kHz and adjust the REF LEVEL FINE control as necessary to
 position the 35 MHz signal peak near the top CRT
 graticule line.

- Center the signal again, if necessary, and adjust FREQ CAL to calibrate the FREQUENCY GHz readout at 0.035 GHz.
- Set the FREQ SPAN/DIV control to 1 MHz and adjust the REF LEVEL FINE control to place the 35 MHz signal peak at the top CRT graticule line.
- Press the 10 dB/DIV Amplitude Scale push button. Adjust VERTICAL GAIN to place the signal peak at the top CRT graticule line.
- Press the LIN Amplitude Scale push button. Adjust the REF LEVEL FINE control to place the signal peak at the top graticule line.
- Repeat steps 6 and 7 until the signal peak remains at the top CRT graticule line when the Amplitude Scale is alternated between 10 dB/DIV and LIN.
- Set the REF LEVEL FINE control to 0 and the REFERENCE LEVEL control to -10 dBm.
- Press the LIN Amplitude Scale push button and adjust REF LEVEL CAL to place the signal peak at the top CRT graticule line.

FREQUENCY AND AMPLITUDE ADJUSTMENTS — HP 8557A Spectrum Analyzer

- Adjust VERTICAL POSN until the CRT trace aligns with the bottom graticule line.
- Center the LO feedthrough (i.e., the "signal" at 0
 MHz) on the CRT with the TUNING control,
 pressing the FREQUENCY CAL push button two
 or three times to remove tuning hysteresis in the
 first LO (YIG oscillator).
- Narrow the FREQ SPAN/DIV to 200 kHz and press the FREQUENCY CAL push button once more. Adjust the REF LEVEL FINE control as necessary to position the signal peak near the top CRT graticule line.
- Center the LO feedthrough again, if necessary, and adjust FREQUENCY ZERO to calibrate the FRE-QUENCY MHz readout at 00.0 MHz.
- Set the FREQ SPAN/DIV control to 1 MHz and the REF LEVEL FINE control to 0. Adjust the TUNING control for a FREQUENCY MHz readout of approximately 280 MHz.
- Press the 10 dB/DIV Amplitude Scale push button, and set the REFERENCE LEVEL control to -20 dBm (+30 dBmV for Option 002 instrument).

5

- Connect the 280 MHz CAL OUTPUT to the spectrum analyzer input. Center the signal on the CRT with the TUNING control, pressing the FRE-QUENCY CAL push button two or three times. The FREQUENCY MHz readout will indicate 280 MHz ±5 MHz.
- Press the LIN Amplitude Scale push button. Adjust the REF LEVEL FINE control to place the signal peak at the top CRT graticule line.
- Press the 10 dB/DIV Amplitude Scale push button. Adjust VERTICAL GAIN to place the signal peak at the top CRT graticule line.
- Repeat steps 8 and 9 until the signal peak remains at the top CRT graticule line when the Amplitude Scale is alternated between 10 dB/DIV and LIN.
- Set the REF LEVEL FINE control to 0, and the REFERENCE LEVEL control to -30 dBm (+20 dBmV for Option 002 instruments).
- Press the LIN Amplitude Scale push button and adjust REF LEVEL CAL to place the signal peak at the top CRT graticule line.

FREQUENCY AND AMPLITUDE ADJUSTMENTS — HP 8559A Spectrum Analyzer

- Adjust VERTICAL POSN to align the CRT trace with the bottom graticule line.
- Center the LO feedthrough (i.e., the "signal" at 0 MHz) on the CRT with the TUNING control.
- Narrow the FREQ SPAN/DIV to 200 kHz. Adjust the REF LEVEL FINE control as necessary to position the signal peak near the top CRT graticule line.
- Center the LO feedthrough again, if necessary, and adjust FREQ ZERO to calibrate the FREQUENCY MHz readout at 00.0 MHz.
- Set the FREQ SPAN/DIV control to 1 MHz and the REF LEVEL FINE control to 0. Adjust the TUNING control for a FREQUENCY MHz readout of approximately 250 MHz.
- Press the 10 dB/DIV Amplitude Scale push button, and set the REFERENCE LEVEL control to -20 dBm (+30 dBmV for Option 002 instruments).
- Connect the 250 MHz CAL OUTPUT to the spectrum analyzer input, and center the signal on the CRT with the TUNING control. The FREQUEN-CY MHz readout will indicate 250 MHz ± 3 MHz.

- Press the LIN Amplitude Scale push button. Adjust the REF LEVEL FINE control to place the signal peak at the top CRT graticule line.
- Press the 10 dB/DIV Amplitude Scale push button. Adjust VERTICAL, GAIN to place the signal peak at the top CRT graticule line.
- Repeat steps 8 and 9 until the signal peak remains at the top CRT graticule line when the Amplitude Scale is alternated between 10 dB/DIV and LIN.
- Set the REF LEVEL FINE control to 0, and the REFERENCE LEVEL control to -30 dBm (+20 dBmV for Option 002 instruments).
- Press the LIN Amplitude Scale push button, and adjust REF LEVEL CAL to place the signal peak at the top CRT graticule line.

NORMAL SETTINGS

Certain control settings such as 10 dB/DIV, AUTO, and FREE RUN are used for the majority of measurements, and so are classified as normal settings. Table 2 lists the normal settings for the HP 8559A, 8558B, and 8557A Spectrum Analyzer plug-ins, as well as for the HP 853A Spectrum Analyzer Display and the HP 180-series Display Mainframes. Note that many of the normal settings are coded green on the front panels of the instruments.

With normal settings, most measurements are made using only the TUNING, FREQ SPAN/DIV, and REFER-ENCE LEVEL controls. In addition, the spectrum analyzer amplitude is calibrated for any combination of control settings as long as the AUTO sweep mode is selected. Refer to Chapter 2 for further details.

THREE-KNOB OPERATION

Most measurements made with an economy spectrum analyzer utilize only three of the spectrum analyzer controls:

TUNING adjusts the start or center frequency.

FREQUENCY SPAN/DIV selects the frequency calibration of the CRT horizontal axis. Optimum RESOLU-


Table 2. Normal Settings


Table 2, 140mai Bettings				
Function	Setting			
Spectrum Analyzer Plug-In				
INPUT ATTEN (dB)* Amplitude Scale FREQ SPAN/DIV and RESOLUTION BW SWEEP TIME/DIV SWEEP TRIGGER START—CENTER (8558B, 8557A) BASELINE CLIPPEP. VIDEO FILTER ALT IF (8559A) SIG IDENT (8559A) *On older plug-ins, set OPTIMUM INPUT to —30 dBm.	10 dB 10 dB/DIV OPTIMUM (coupled) AUTO FREE RUN CENTER OFF OFF OFF OFF			
HP 853A Spectrum Analyzer Display				
TRACE A TRACE B DGTL AVG INPUT_B→A	WRITE WRITE OFF OFF			
HP 180-Series Display Mainframe				
DISPLAY MAGNIFIER SCALE (180T, 180TR) PERSISTENCE (181T/TR) Display Mode (181T/TR)	INT XI OFF MIN WRITE			

TION BW is automatically selected whenever the two knobs are coupled with their green arrows aligned.

The REFERENCE LEVEL control varies the absolute power level (in dBm) at the top CRT graticule line. Changes in INPUT ATTEN also affect the reference level.

Figure 3 illustrates the use of these three controls with normal settings to make a typical measurement. The illustrations show the sequence employed to measure a signal of -20.0 dBm at 50 MHz.






1. TUNE TO SIGNAL

Select a wide frequency span and tune the signal to center screer, with the TUNING control. Signal frequency is indicated by the FREQUENCY MHz readout (50 MHz).






2. ZODM-IN

Reduce the frequency span. Resolution bandwidth, sweep time, and video filter bandwidth are automatically set to maintain an amplitude-calibrated display. The TUNING control can be used to adjust center frequency.





3. SET AMPLITUDE LEVEL


Raise the signal to the reference level, the top CRT graticule line, and read the amplitude in dBm (-20 dBm). The calibrated 10-dB steps and 12-dB vernier of the REFERENCE LEVEL control allow accurate IF substitution measurement of various signal amplitudes.

CHAPTER 2 FRONT PANEL OPERATION

This chapter provides detailed functional descriptions of the major front- panel controls on the HP 8539A, 8558B, and 8557A Spectrum Analyzer plug-ins, and the HP 853A Spectrum Analyzer Display mainframe. Spectrum analyzer controls are the same for all three plug-ins unless otherwise noted. All controls, indicators, and connectors on the plug-ins and on the HP 853A Display are identified and briefly described in Appendix D, Economy Spectrum Analyzer Family Front- and Rear-Panel Features.

HP 8559A, 8558B, and 8557A Spectrum Analyzers

TUNING
FREQUENCY GHz (HP 8559A)
FREQUENCY MHz (HP 8558B, 8557A)
START-CENTER



The TUNING control adjusts the center frequency (or start frequency) of the spectrum analyzer. This frequency is displayed on the FREQUENCY GHz or FREQUENCY MHz readout. In addition, the TUNING control positions the tuning marker when the spectrum analyzer is being operated in the F span mode.

The START-CENTER push button selects the tuning mode of the spectrum analyzer; for example, with START selected, the FREQUENCY readout corresponds to the frequency at the left side of the CRT display. The START-CENTER push button has no effect in zero span mode because the spectrum analyzer is tuned to a fixed frequency instead of being swept.

FREQUENCY BAND GHz (HP 8559A) SIG IDENT (HP 8559A) ALT IF (HP 8559A)



The FREQUENCY BAND GHz push buttons on the HP 8559A perform several functions associated with harmonic mixing (re-

fer to Chapter 3). Selection of a particular frequency

band automatically shifts the FREQUENCY GHz readout and adjusts the CRT frequency and amplitude calibration as necessary for proper display of in-band signals. In addition, the input mixer is biased to provide maximum conversion efficiency for the particular LO barmonic used.

The FREQUENCY BAND GHz and SIG IDENT controls are used together to determine the harmonic mixing mode (and, therefore, the correct frequency band) for an unknown signal. On alternate sweeps, the signal identifier shifts the spectrum analyzer IF and decreases the overall gain by approximately 6 dB. When the correct frequency band is selected, the unknown signal shifts to the left by 1 MHz as shown in Figure 4. Once the unknown signal is tuned to the CRT center and is correctly identified, its frequency can be read directly on the FREQUENCY GHz readout.

The ALT IF control shifts the first IF 15 MHz to eliminate baseline lift caused by a 3 GHz input signal (normal IF is approximately 3,0075 GHz).




Figure 4. Correct Signal Identification with the HP 8559A

FREQUENCY CAL (HP 8558B)

The FREQUENCY CAL push button removes tuning hysteresis in the swept first LO (a YIG oscillator) of the HP 8558B. Tuning changes of more than 50 MHz should be followed by a press or two of this push button to ensure frequency accuracy; it is good practice to always press FREQUENCY CAL before calibrating the FREQUENCY MHz readout, selecting narrow spans, and making frequency measurements.

FREQUENCY SPANIDIVISION RESOLUTION BANDWIDTH



The FREQ SPAN/DIV control sets the horizontal calibration of the CRT.

When it is pushed in, the FREQ SPAN/DIV control mechanically couples with the RESOLUTION BW control. For normal operations, the two controls are

coupled with their OPTIMUM markings (><) aligned to form an effective "zoom" control.

F (Full Band - HP 8559A)

The HP 8559A sweeps the entire selected frequency band in the full-band mode. In addition, a tuning marker is displayed on the CRT, and the frequency of an in-band signal located at the tuning marker is indicated on the FREQUENCY GHz readout. Once the tuning marker is positioned under an unknown signal, the frequency span can be narrowed for detailed signal analysis. Note that displayed signals are not necessarily in the selected frequency band – the signal identifier is provided to identify the correct frequency band for an unknown signal.

F (Full Span - HP 8557A)

The HP 8557A sweeps its entire frequency range in the full span mode. The FREQUENCY MHz readout shows the frequency of the tuning marker displayed on the CRT. After the tuning marker is positioned under an unknown signal, the frequency span can be narrowed for detailed signal analysis.




Figure 5. Tuning Marker in Full Span

MHz/DIV

The per-division mode selects a particular frequency calibration for the CRT horizontal axis. Settings

are provided in a 1-2-5 sequence for a wide range of frequency spans.

9 (Zero Span)

The zero span mode can be used to recover the modulation on a carrier signal. In this mode, the first LO is tuned to a fixed requency; and the spectrum analyzer operates as a manually tuned, variable bandwidth receiver at the frequency indicated by the FREQUENCY GHz or FREQUENCY MHz readout. This allows the carrier modulation to be displayed in the time domain, as shown in Figure 6. The calibrated SWEEP TIME/DIV control provides culibrated sweep times for use with zero span. VIDEO TRIGGER synchronizes the sweep with the demodulated waveform.




Figure 6, Time-Domain Display of a Demodulated AM Signal in Zero Span

The RESOLUTION BW control selects the spectrum analyzer 3-dB bandwidth. Eight bandwidths are provided, ranging from 1 kHz to 3 MHz in a 1-3 sequence. In normal operation, the RESOLUTION BW control is coupled with the FREQ SPAN/DIV control, and the OP. TIMUM markings (> <) on the two controls are aligned to provide an aspect ratio (ratio of total span to resolution bandwidth) of approximately 1 percent. The controls may be coupled for other ratios.

Resolution bandwidth determines the sensitivity and resolution of the spectrum analyzer. Each decade of reduction in resolution bandwidths lowers the spectrum analyzer noise floor by approximately 10 dB, allowing lower signals to be measured. Additionally, a narrow resolution bandwidth enables closely-spaced signals to be resolved, as shown in Figure 7. These advantages must be balanced against the increased sweep time necessary to ensure applitude calibration with narrower bandwidths. With the AUTO sweep time setting selected, the spectrum analyzer automatically adjusts the sweep speed to maintain a calibrated display.

REFERENCE LEVEL INPUT ATTEN Amplitude Scale



The reference level — that is, the top CRT graticule line — is used to make accurate amplitude measurements. The reference level is determined by a combination of IF gain (REFERENCE LEVEL control) and RF attenuation (INPUT ATTEN control). The REFERENCE LEVEL/INPUT ATTEN control knob adjusts the IF gain in 10-dB

steps, and when pushed in, adjusts the input attenuation. The FINE control is a calibrated vernier which provides 12-dB of continuous IF gain adjustment.

Input attenuation (blue numbers) can be adjusted in 10-dB steps by pushing and turning the outer REFERENCE LEVEL knob. Except for noise measurements, or when maximum sensitivity is required, a minimum INPUT ATTEN setting of 10 dB is recommended to ensure good input SWR and amplitude accuracy.

The REFERENCE LEVEL/INPUT ATTEN control may be used to make both relative and absolute measurements. Of the two methods, absolute amplitude measurement provides the greater accuracy and is recommended especially for measuring low-level signals.

To make an absolute amplitude measurement, position the peak of the input signal on the reference level line with the REFERENCE LEVEL control. In the example shown in Figure 8, the amplitude of ft is -10 dBm.

To make a relative amplitude measurement, use the REF-ERENCE LEVEL control and the 10 dB/DIV and 1 dB/ DIV Amplitude Scale push buttons. In Figure 8, the amplitude of f2 can be read from the CRT display as -60 dBm; that is, 50 dB below the reference level of -10 dBm. Note that with an Amplitude Scale of 10 dB/DIV selected, the CRT is calibrated over the top seven divisions, with the bottom division compressed for ease in loc-ing low-level signals.

Pressing the LIN push button selects an Amplitude Scale proportional to volts, with the bottom graticule line representing 0 volts and the top graticule line (the reference level) unchanged.




Figure 7. Narrowing of the IF Filters Allows Resolution of Adjacent Signals





Figure 8. Relative and Absolute Amplitude Measurements

SWEEP TIME/DIV SWEEP TRIGGER



The SWEEP TIME/DIV control selects the sweep speed of the spectrum analyzer in much the same way as its oscilloscope counterpart. The

Per-Division mode permits manual selection of a calibrated sweep time, which is useful for making time-domain measurements in zero span. Sweep time can be manually selected with other frequency span settings as well (such as MHz/DIV, kHz/DIV, etc); however, the sweep speed must be slow enough to allow the spectrum analyzer to fully respond to input signals. If the spectrum analyzer is being swept too fast for the selected settings, signal responses will droop, yielding incorrect amplitude readings.

The AUTO mode is recommended for normal operation. When SWEEP TIME/DIV is set to AUTO, the sweep time is automatically adjusted for all FREQUENCY SPAN/DIV, RESOLUTION BW, and VIDEO FILTER control settings to maintain a calibrated amplitude display. The effect of the AUTO SWEEP setting can be observed by decreasing the video filter bandwidth. The sweep rate slows automatically with narrower video filter bandwidths to allow the spectrum analyzer more time to respond. A similar effect results when the resolution bandwidth is narrowed, or the frequency span is widened.

The MAN (manual) mode enables you to sweep the spectrum analyzer across the frequency band with the MAN SWEEP control.

The SWEEP TRIGGER control provides four different modes for triggering the spectrum analyzer sweep. LINE, FREE RUN, and SINGLE operate in much the same manner as their oscilloscope counterparts. The springloaded SINGLE SWEEP setting stops or starts the sweep.

The VIDEO TRIGGER setting allows the spectrum anniver to be triggered on a detected modulation waveform. Approximately one-half major division of amplitude change, as seen on the CRT, is necessary to trigger a sweep. Video triggering in zero span mode allows accurate time-domain measurements of many modulation waveforms, without the need for a specialized receiver.

VIDEO FILTER





The VIDEO FILTER control is useful for noise measurements and observations of low-level signals close to the spectrum analyzer noise floor. The video filter is a nost-detection low-pass

filter which smooths the CRT trace by averaging random noise, as shown in Figure 9. The video filter bandwidth is automatically scaled to the RESOLUTION BW setting. The MAX (detent) position selects a 1.5 Hz video filter bandwidth for maximum noise averaging. This position is provided for noise-level and sensitivity measurements, and should **not** be used for measurements of CW signals.

BASELINE CLIPPER

The BASELINE CLIPPER control is used to prevent baseline "blooming" when the spectrum analyzer is operated in an HP 181T/TR Display mainframe. The baseline clipper blanks a variable lower portion of the CRT display. The control has no effect when an HP 853A Spectrum Analyzer Display mainframe is being used, except in the analog display mode.





(b) Display with Video Filtering

Figure 9. Video Filtering

HP 853A Spectrum Analyzer Display

TRACE A

Two digital trace memories (A and B) are provided for independent storage of two CRT traces. The video signal from the spectrum analyzer plug-in is converted to digital information and stored in trace memory (see Figure 10). The trace memory is in turn written to the CRT display at a refresh rate of about 55 Hz (rapid enough to prevent trace flickering). Trace A and trace B may be displayed separately or simultaneously.

CLEAR WRITE

In the clear write mode, the trace memory is continuously updated with the current input signal data, and the contents of trace memory are displayed on the CRT.

MAX HOLD

In the maximum hold mode, the contents of the trace memory are continuously compared with the current input signal data and are updated to reflect the maximum signal values. The contents of trace memory are displayed on the CRT.

STOR2 VIEW

In the store view mode, the data currently in the trace memory are preserved and displayed on the CRT.

STORE BLANK

In the store blank mode, the data currently in the trace memory are preserved but are not displayed on the CRT,

ANALOG DISPLAY

The analog display mode is selected by pressing both STORE BL 'NK push buttons, in this mode, the CRT display switches to a conventional analog display of the current input signal.

DGTL AVG

Digital averaging improves the ability of the spectrum analyzer to measure '...'-level signals - signals that might otherwise be masked by noise. Unlike video filtering, digital averaging smooths the CRT trace without necessitating an increase in spectrum analyzer sweep time.

To use digital averaging, first select the spectrum analyzer control settings for the measurement you wish to perform. Then press the DGTL AVG push button and note the reduction in displayed noise on the CRT. Digital averaging should be restarted after any change you make in the spectrum analyzer control settings to ensure that all signals are displayed with the proper amplitude calibration.

Digital averaging employs a filtering algorithm that averages trace data from sweep to sweep. After the initial sweep, the trace data for each subsequent sweep is exponentially weighted and added to the contents of the trace memory. Thus, the degree of trace averaging is directly related to the number of sweeps. The exponentially weighted algorithm is expressed as follows:

$$Y_N = S_N$$
 (N=1)
= $Y_N - 1 + (S_N - Y_N - 1)/F$ (1Y_N - 1 + (S_N - Y_N - 1)/64 (N>64)
Where $Y_N = \text{current contents of trace memory}$

more IN - current contents of trace mentory

 $Y_N - 1$ = previous contents of trace memory

S_N = current input signal data

N = sweep number

 $\mathbf{F} = 2^{\text{INTRICTOR200}}$




Figure 10. Trace Memory in the HP 853A Spectrum Analyzer Display

In other words, the difference between the previous average and the current input signal is divided by F. The result is then added to the previous average to obtain the new average. F increases from 2 to a fixed value of 64 so that maximum digital averaging is quickly approached with a minimum number of sweeps.

INPIIT - B-A

The trace arithmetic feature of the HP 853A can be used for either comparison of two traces or trace normalization during swept-frequency measurements. Trace normalization corrects for minor deviations in the frequency response characteristics (flatness) of a measurement system.

When INPUT - B - A is selected, the contents of the trace B memor / are subtracted point-by-point from the current input signal data before the input signal data is stored in the trace A memory. Trace B must, therefore, be in one of the store modes during trace arithmetic. If the current input signal data are identical to the contents of the trace B memory, a straight horizontal trace (reference trace) will be stort in the trace A memory.

The location of the reference trace during trace arithmetic has been preset at the factory to midscreen on the CRT. A small jumper connection, inside the HP 853A on Processor Assembly A7, allows the reference trace location to be moved to top-screen or midscreen (see Figure 11).

WARNING

Positioning of the trace crithmetic jumper on Processor Assembly A7 can only be accomplished with the HP 853A bottom

REAR EDGE OF CIRCUIT BOARD (CLOSEST TO REAR PANEL)

INPUT-B

TOP

MID

PROCESSOR ASSEMBLY AT

Figure 11. Trace Arithmetic Juniper

cover removed. Since this exposes a number of high-voltage points, the work should be done only by a qualified service technician who is aware of the hazard involved. To avoid the possibility of electrical shock, the HP 853A power cable should be disconnected before the bottom cover is removed.

PLOT GRAT PLOT TRACE HP IB CLEAR

The HP 853A PLOT push buttons allow graticule and trace information to be output directly to a digital plotter through an HP-IB cable, without the need for a controller.

NOTE

if an HP-IB controller is connected to the HP-IB connector of the HP 853A, place the controller in the reset state (i.e., terminate any running program) before the direct plot routine is executed.

Digital plotters can provide full-size copies – up to 11 by 16 inches (approximately 279 by 406 mm) with the HP 9872C – that are ideal for laboratory reports, and which can be reproduced more easily than photographs.

The HP 7470A, HP 7225B, and the HP 9872C are among the plotters that feature HP-IB compatibility and, therefore, are directly compatible with the HP 853A. (Most of the CRT plots shown in this manual were directly plotted with the HP 7225B).

To generate a plot:

Attach HP-IB cable between the HP-IB connector
on the rear panel of the HP-853A and the HP-IB
connector on the rear panel of the plotter, as shown
in Figure 12. Set the plotter to Listen-only mode.




Figure 12, Digital Plotter Setup

- Establish the lower-left and upper-right limits on the plotter. These limits will set the corner points of the graticule plot.
- Press and release the PLOT GRAT push button to plot the graticule pattern.
- Press and release the PLOT TRACE push button to plot the trace data displayed on the CRT.

A plot in progress may be stopped by holding down the PLOT GRAT push button for approximately three seconds to execute an HP-IB clear. This procedure can also be used to return the HP 853A from HP-IB control to local control, and to clear HP-IB error messages or labels from the CRT.

Several special test routines are built into the HP 853A to serve as adjustment aids and troubleshooting tools. These routines can be activated by first switching the LINE power ON while holding the PLOT GRAT push button pressed, then repeatedly pressing PLOT GRAT to step to the desired routine (test routine numbers are displayed on the left side of the CRT). Test routine #4 is recommended for adjustment of the TRACE ALIGN, FOCUS, X-POSN, and Y-POSN controls. Refer to Section V of the HP 853A Operation and Service Manual for further details.

CHAPTER 3 SPECIAL TOPICS

MAXIMUM DYNAMIC RANGE

The maximum dynamic range of a spectrum analyzer is defined as the maximum measurable amplitude difference (in dB) between two signals simultaneously present at the input. Depending on the particular measurement, dynamic range is limited by a combination of spectrum analyzer sensitivity, internal distortion, and gain compression. Judicious adjustment of the signal level reaching the input mixer (through the use of RF input attenuation) provides maximum dynamic range for a wide variety of spectrum analyzer measurements.

Sensitivity

Spectrum analyzer sensitivity is defined traditionally as the average noise level ("noise floor") displayed on the analyzer when no input signals are applied. It establishes an effective lower limit on the range of signal levels that can be measured. An input signal level equal to the average noise level, considered a minimum discernible signal, causes a peak approximately 3-dB above the noise. Spectrum analyzer sensitivity is dependent on the resolution bandwidth and on the frequency band selected. Internally generated noise is more or less evenly distributed in frequency (white); therefore, for every decade increase (decrease) in resolution bandwidth, the average noise level increases (decreases) by approximately 10 dB.

The HP 8559A uses harmonic mixing (harmonics of the first local oscillator) to provide calibrated operation to 21 GHz in six overlapping frequency bands. Higher harmonic mixing modes (corresponding to wider frequency bands) have higher average noise levels, due to lower conversion efficiencies in the input mixer. Therefore, best sensitivity is achieved by selecting the narrowest frequency band covering the frequencies of interest.

Mixer Level

The Mixer Level is defined as the signal level at the spectrum analyzer input minus the INPUT ATTEN setting:

MIXER LEVEL = INPUT SIGNAL - INPUT ATTEN

In other words, the mixer level reflects the signal level reaching the spectrum analyzer input mixer. (This definition is for convenience—for example, a 3-dB attenuator is located between the input attenuator and input mixer in the HP 855%.), but is not included when figuring Mixer Level.)

Gain Compression and Maximum Input (Damage) Levels

Gain compression occurs in a spectrum analyzer as the mixer level is increased above normal levels. For example, a top-screen signal for the HP 8559A corresponds to at most a mixer level of -10 dBm, ensuring less than 0.5 dB of amplitude error due to gain compression. Higher mixer levels drive the signal response off the top of the CRT and cause amplitude errors in other low-level signals. When this occurs, additional input attenuation should be used to decrease the mixer level. Note, however, that the specified maximum input level for a spectrum analyzer must never be exceeded.

Internal Distortion

Distortion products are generated in the spectrum analyzer input mixer whenever one or more signals are present, since it is a nonlinear device. Furthermore, the amplitudes of these products change nonlinearly with a change in signal amplitude. For example, a 10 dB increase in signal amplitude causes a 20 dB increase in second-order harmonics and a 30 dB increase in third-order distortion products generated in the first mixer (both approximate). For most input signals, internal distortion is negligible, being well below the displayed noise floor. RF input attenuation is used with large input signals to reduce the mixer level, lowering mixer distortion products to the noise floor for maximum dynamic range.

RF input attenuation can be used in a simple test to check whether internally generated distortion is affecting a distortion measurement. Increase the spectrum analyzer input attenuation by 10 dB while observing the CRT. Displayed signals affected by internal distortion will decrease by more than 10 dB, while true input signals will decrease by exactly 10 dB. Input attenuation can be increased as necessary to reduce internal distortion until it no longer affects the measurement at hand.

Internal distortion does not interfere with many spectrum analyzer measurements. In these sases, dynamic range is limited only by the spectrum analyzer sensitivity and gain compression level. Thus, maximum dynamic range (MDR) varies with the type of measurement to be made.

Dynamic Range Graph

The Dynamic Range Graph is a useful tool for achieving MDR for a particular spectrum analyzer measurement. Figures 13, 14, and 15 are the dynamic range graphs for the standard HP 8559A, HP 8558B, and HP 8557A, respectively.

Three types of curves are presented on a dynamic range graph: sensitivity (solid line), second-order distortion (dashed line), and third-order distortion (short-dashed line). These three curves are plotted versus mixer level, measured in dBm. Sensitivity curves are given for a 1 kHz resolution bandwidth; when using other resolution bandwidths, simply shift the appropriate sensitivity curve upwards by 10 dB (a straightedge works nicely) for each decade increase in resolution bandwidth. For example, a sensitivity curve shifts upward on the dynamic range graph by 20 dB for a 100 kHz resolution bandwidth.

Two vertical axes are used on a dynamic range graph: Signal-to-Noise Ratio (right side) and Spurious-Free Dynamic Range (left side). MDR occurs at the intersection of the particular sensitivity curve and distortion curve under consideration. This point is achieved on the spectrum analyzer by adjusting the RF input attenuation for optimum signal level at the input mixer.

Dynamic range varies as a function of mixer level. For example, a mixer level of approximately -40 dBm achieves MDR for measuring second-order distortion products with an HP 8559A (0.01-3 GHz). Internal second-order distortion products increase 20 dB for every 10 dB increase above this mixer level. For third-order distortion measurements, the mixer level should be approximately -33 dBm. Internal third-order distortion products increase 30 dB for every 10 dB increase above this level.

EXAMPLE. (See Figure 13.) The second-order barmonic distortion of a device is to be measured with an HP 8559A. The signal at the spectrum analyzer input has a fundamental frequency of 1146 MHz at 0 dBm (1 mW) with associated low-level distortion. Find the mixer level to achieve maximum dynamic range for the measurement.

SOLUTION. The mixer level for MDR is -40 dBm. Since this is a second-order measurement, use the dashed second-order distortion curve. Intersect this curve with the 0.01 - 3 GHz sensitivity curve, since the second-order harmonic frequency of 2292 MHz falls in this band. The MDR and optimum mixer level for a 1 kHz resolution bandwidth occurs at the intersection of the curves. The INPUT ATTEN control must, therefore, be set to 40 dB (for a mixer level of -40 dBm) to achieve an MDR of 70 dB. (See Figure 13a.)

EXAMPLE. A device is to be adjusted for minimum third-order intermodulation distortion. During testing, the device output includes two fundamental -6 dBm signals at 1146 MHz and 1156 MHz, with associated low-level distortion. Find the mixer level for the HP 8559A that will achieve maximum dynamic range for the measurement.


SOLUTION. The mixer level for MDR is approximately -33 dBm (-36 dBm for each fundamental). Since this is a third-order measurement, use the dotted third-order distortion curve. Intersect this curve with the 0.01-3 GHz sensitivity curve, since the critical third-order distortion products fall in this band. The MDR and optimum mixer level for a 1 kHz resolution bandwidths occurs at the intersection of the curves. Since the input signal level is approximately -3 dBm, the INPUT ATTEN control must be set to 30 dB (for a mixer level of -33 dBm) to achieve an MDR of 76 dB.


Signal-to-Noise Ratio

In many spectrum analyzer applications, internal distortion products are of little or no concern, since they do not interfere with the measurement being made. Likewise. when measuring low-level signals (≤ -40 dBm), internal distortion products are well below the spectrum analyzer noise level. In either case, dynamic range is limited only by the analyzer sensitivity (and gain compression level) and can be expressed as a signal-to-noise ratio. Simply find the mixer level on the dynamic range graph (Figure 13, 14, or 15) and go vertically to the appropriate sensitivity curve. The maximum obtainable dynamic range is read from the Signal-to-Noise Ratio (vertical) axis. Note that when measuring low-level signals (0 dB INPUT AT-TEN assumed), the input signal level is equal to the mixer level and can be used directly to determine the signal-tonoise ratio.

HARMONIC MIXING


The HP 8559A Spectrum Analyzer uses harmonic mixing to cover the 0.01-21 GHz frequency range. While harmonic mixing makes such broad frequency coverage possible, it also allows multiple responses, image responses.





*Graph shows spectrum analyzer sensitivity for a resolution bandwidth of 1 kHz.

^{**}Graph shows third order products for two equal input signals separated by 50 kHz or more.




^{*}Graph shows spectrum analyzer sensitivity to signals >1 MHz, using a resolution bandwidth of 1 kHz (-117 dBm).

Figure 14. Dynamic Range Graph for HP 8558B (Standard)

^{***}Graph shows second order products for input signals >5 MHz.

****Graph shows third order products for two equal input signals

>5 MHz and separated by 50 kHz or more.



*Graph shows spectrum analyzer sansitivity to signals >1 MHz, using a resolution bandwidth of 1 kHz (—117 dBm).

***Graph shows second order products for input signals >1 MHz.

***Graph shows third order products for two equal input signals

>1 MHz and separated by 50 kHz or more,

and IF feedthrough. The ALT IF and SIG IDENT features of the HP 8559A provide convenient solutions to these problems and require only a basic understanding of harmonic mixing and the spectrum analyzer input section.

The block diagram in Figure 16 shows the basic input section of the HP 8559A. A 3-6 GHz local oscillator (f_{to}) provides tuning for the spectrum analyzer. Harmonies of this frequency (nf_{to}) are generated in the input mixer by the nonlinear mixer diode. An input signal (f_t) passes through the variable input attenuator and mixes with the LO and its harmonics, generating sum and difference signals. A response appears on the spectrum analyzer display whenever one of these mixing products falls within the bandpass of the IF section (f_{to}) . Thus, a displayed signal satisfies the equation:

$$f_s = nf_{1n} \pm f_{ir} (n = 1, 2, 3, \ldots)$$


This is the general tuning equation for a harmonic mixing spectrum analyzer. The input signal can mix with the fundamental or any of the harmonics of the LO to produce the proper IE.

Tuning Curves

The tuning equation is often graphed to help visualize the harmonic mixing process. A separate tuning curve results from each combination of sign and harmonic number n. In Figure 17, tuning curves are shown for fundamental, second harmonic, and third harmonic mixing (n=1,2,3) based on an IF of 3 GHz and a 3-6 GHz LO-the approximate values used in the HP 8559A.

For example, if n=1, the input mixes with the LO (fundamental mixing). The dotted line in Figure 17 represents the LO as it is tuned over its 3-6 GHz range. We can draw one curve using the minus sign in the equation and another for the plus sign. These represent input signal frequencies for the 1- and 1+ mixing modes, respectively. The number indicates the harmonic of the LO which is being used, and the plus or minus sign indicates the sign used in the tuning equation.

From the basic tuning equation it follows that each LO harmonic will generate a pair of parallel curves separated by twice the IF frequency $(2 \times 3 \text{ GHz} = 6 \text{ GHz})$. Thus, the first three harmonics of the LO provide six frequency bands (or harmonic mixing modes), each with a frequency span equal to that of the LO (3 GHz) multiplied by the particular harmonic number used. For example, the 6-15 GHz frequency band uses the 3- harmonic mixing mode and spans 9 GHz. These six bands allow calibrated measurement of input signals up to 21 GHz.



Dignel at output whenever

fg = nflo 21pp

fg = frequency of input signal

fyp= frequency of EF section passhand

Figure 16, HP 8559A Simplified Input Block Diagram

The HP 8559A front panel lists the nominal frequency limits for each frequency band. Table 3 lists the specified frequency band limits and corresponding harmonic mixing modes. Note that use of the ALT IF feature changes the lowest specified frequency for each band.

Table 3. HP 8559A Specified Frequency Band Limits

Frequency Band GHz (nominal)	Harmonic Mixing Mode	Lowest Frequency (GHz) [ALT IF]	Highest Frequency (GHz)
.01-3	1-	0.010 [0.025]	3.060
6–9	1+	6.035 [6.020]	9.060
3–9	2–	3.033 [3.048]	9.120
9-15	2+	9,058 [9,043]	15,120
615	3- ;	6.055 [6.070]	15,180
12.1-21	3+	[12,08 0 [12,065]	21,000

The six Frequency Band GHz buttons on the HP 8559A perform several functions associated with harmonic mixing. Selection of a particular frequency band automatically scales and shifts the Frequency GHz display to the correct center frequency. The input mixer is biased to provide maximum conversion efficiency for the particular LO harmonic used. Additionally, the LO sweep range and internal gains are adjusted, calibrating the display for all in-band input signals.




Figure 17, HP 8559A Tuning Curves

image Responses

A harmonic mixing spectrum analyzer such as the HP 8559A sweeps all of its frequency bands simultaneously. Thus, a response on the CRT corresponds to one of several possible input signal frequencies. For example, input signals near 1 GHz and 7 GHz can both mix with 4 GHz from the LO to produce the IF frequency of 3 GHz. Similar image pairs can occur for each LO harmonic. Figure 18 illustrates six possible image responses for a 4 GHz LO frequency.

Multiple Responses

Multiple responses to a single input signal are also possible with a harmonic mixing spectrum analyzer because of overlapping of the different frequency bands. For example, Figure 19 illustrates that an HP 8559A with a 7 GHz input signal will display as many as three distinct signal responses, corresponding to three possible harmonic mixing modes.

Signal Identifier

The SIG IDENT feature of the HP 8559A is used to verify the mixing mode of unknown signals for proper frequency band selection. On every other sweep, the signal identifier shifts the IF frequency (2nd LO) 1 MHz higher and lowers the entire CRT trace approximately 3 minor divisions. A signal shifts 1 MHz to the left on the CRT display (and drops in amplitude) only when the correct frequency band is selected, as shown in Figure 4. The unknown signal can then be tuned to the CRT center to read its frequency directly on the FREQUENCY GHz readout.

Multiple and image responses are easily identified with the signal identifier. When image responses are present, they appear as a single response on the CRT. The signal identifier separates the images, since each harmonic mixing mode exhibits a different shift. ALT IF or simple bandpass filtering prevents images from interfering with the analysis of the desired signal.

IF Feedthrough and ALT IF

On occasion, an input signal may be present that falls within the IF passband of the HI 8559A (approximately 3 GHz). This signal can pass direc by through the input mixer, causing baseline lift – a rise in the "noise floor" on the spectrum analyzer display.

The ALT IF feature of the HP 8559A shifts both the LO and IF frequencies by 15 MHz to provide an alternate IF frequency without the necessity of retuning. Switching to the alternate IF allows measurements in the presence of

input signals that would normally cause baseline lift. In addition, image responses are separated, since each out-of-band response is shifted on the display when the IF is changed. For maximum accuracy, the HP 8559A front panel adjustment procedure should be repeated when switching to or from ALT IT (see Chapter 1).

IMPROVING AMPLITUDE MEASUREMENT ACCURACY - IF SUBSTITUTION

A technique called IF substitution can be used to improve the accuracy of spectrum analyzer amplitude measurements. IF substitution involves using only the accurate IF gain of the spectrum analyzer to position an unknown signal at the calibrated REFERENCE LEVEL line. Errors caused by the log amplifier, input attenuator, bandwidth filters, and CRT are eliminated because they are left unchanged throughout the measurement. The IF gain of the spectrum analyzer is controlled with the calibrated REFERENCE LEVEL control.

Amplitude Measurement with IF Substitution

The steps for achieving accurate amplitude measurements with IF substitution are as follows:

- Set the INPUT ATTEN control to 10 dB or greater.
 This ensures a good input SWR to minimize mismatch errors.
- Set the FREQUENCY SPAN/DIV and RESOLU-TION BW controls to the settings desired for the measurement.
- If an absolute-amplitude measurement is to be made, connect a calibrated reference signal (CAL OUTPUT, for example) to the spectrum analyzer and verify absolute-amplitude calibration.
- 4. If a relative-amplitude measurement is to be made, connect the reference signal (unmodulated carrier signal, etc.) to the spectrum analyzer and use the TUNING control and FREQUENCY BAND push buttons to properly tune the signal to the CRT center. Use the REFERENCE LEVEL control and FINE vernier to position the signal peak at the CRT top graticule line, and note the control reading.
- Connect the signal to be measured and use the TUNING control and FREQUENCY BAND push buttons to properly time the signal to the CRT conter. Use only the REFERENCE LEVEL control and FINE vernier to position the signal peak at the CRT top graticule line.




Figure 18, Image Responses




Figure 19. Multiple Responses

 Note the REFERENCE LEVEL control reading. For relative-amplitude measurements, subtract this reading from the reading in step 4 to determine the amplitude difference in dB.

When the IF-substitution technique is used for amplitude measurements, the only remaining measurement uncertainties are due to the calibrated reference signal, frequency response flatness, and REFERENCE LEVEL control accuracy of the spectrum analyzer. Uncertainties

due to log amplifier fidelity, CRT nonlinearities, RESO-LUTION BW switching and INPUT ATTEN error are eliminated.

Further improvement in accuracy can be achieved by calibrating the spectrum analyzer at the same frequency at which the measurement will be made. Since this eliminates any flatness uncer-cainties, measurement accuracy depends only upon the accuracy of the calibration signal and the REFERENCE LEVEL control.

CHAPTER 4 TYPICAL MEASUREMENTS

DISTORTION

Distortion measurement is an area in which the spectrum analyzer makes a significant contribution. Two basic types of distortion are of particular interest; harmonic distortion and two-tone, third-order intermodulation distortion. The HP 8559A, 8558B, and 8557A can measure harmonic distortion products and third-order intermodulation products more than 70 dB down, depending on signal separation and frequency. Refer to the discussion on Maximum Dynamic Range in Chapter 3.

Amplifiers

All amplifiers generate some distortion at the output, and these distortion products can be significant if the amplifier is overdriven with a high-level input signal. The test setup in Figure 20 was used to measure the third-order intermodulation products of a microwave field-effect transistor (FET) amplifier. Directional couplers and attenuators were used to provide isolation between sources.

Figure 21 is a CRT plot for a two-tone, third-order intermodulation measurement. The close-in third-order products $(2f_1 - f_1$ and $2f_1 - f_1$) are visible as low-level signals on each side of the two-tone signals $(f_1$ and f_2).

Mixers

Mixers use the non-linear characteristics of an active or passive device to achieve a desired frequency conversion. As a result some distortion at the output is due to the inherent non-linearity of the device. Figure 22 illustrates

the test setup and CRT plot of a typical mixer measurement. In the example, the RF and LO input signals for a particular mixer were also measured with the spectrum analyzer, and the following information on mixer performance was calculated:

Conversion loss (SSB):

$$RF_{in} - IF_{(a)} = (-20) - (-34) = 14 dB$$

LO to IF isolation:

$$LO_{in} - LO_{eur(F)} = (+5) - (-28) = 33 dB$$

RF to IF isolation:

$$RF_{in} - Rr_{inditi} = (-20) - (-48) = 28 dB$$

Third-order distortion product (2 LO - RF): - 58 dBm at 398 MHz.

Oscillators

Distortion in oscillators may be harmonically or non-harmonically related to the fundamental frequency. Non-harmonic oscillator outputs are usually termed spurious Both harmonic and spurious outputs of an oscillator can be minimized with proper biasing and filtering techniques. A spectrum analyzer can monitor changes in disturtion levels while modifications to the oscillator are made. In the full-band or wide span modes, harmonically related responses can be easily identified. Figure 23 is a CRT plot of the fundamental frequency and second harmonic output of an RF oscillator.




Figure 20, Two-Tone Test Setup




Figure 21. Two-Tone, Third Order Intermodulation Products




Figure 22, Mixer Measurement

NOTE

Consult HP Application Note AN 150-11 for more information on distortion measurements.




Figure 23. Oscillator Fundmental and Second Harmonic

MODULATION

Amplitude Modulation


The wide dynamic range of the spectrum analyzer allows accurate measurement of modulation levels. For example, the spectrum analyzer can display a 0.06 percent AM signal as a carrier with 70 dBc sidebands. Figure 24 shows a signal with 0.6 percent AM displayed, a log ratio of 50 dB.

Percent AM can be determined from the display with the following equation:

Percent AM = 200 Log
$$(XdBc/20)$$

= 200 Log $(-50/20)$
= 0.63%

Where X is the dB ratio between the carrier and the sideband



100 kHz/DIV

10 dB/DIV

Figure 24. 0.6 Percent AM

When the spectrum analyzer is used as a manually tuned receiver (Zero Span), the AM signal can be demodulated and viewed in the time domain. To demodulate an AM signal, uncouple the RESOLUTION BW and set it to a value at least twice the modulation frequency. Then set the Amplitude Scale to LIN and center the signal, horizontally and vertically, on the CRT. Select ZERO SPAN and VIDEO trigger for a stable trace. The modulation will be displayed in the time domain. (Refer to Figure 25.) The time variation of the modulation signal can then be measured with the calibrated SWZEP TIME/DIV control.

Percent AM can also be determined from the time domain display with the following equation

Percent AM = 100 (
$$\mathbf{E}_{max} - \mathbf{E}_{nid} / \mathbf{E}_{max} + \mathbf{E}_{nid}$$
)
= 100 x (7 div. - 1 div./7 div. + 1 div)
= 75%

The example shown in Figure 25 demonstrates sinusoidal amplitude modulation, which can be used for narrowband ine wave testing of components and systems. In some cases though, the modulation is not a pure sine wave; however, the spectrum analyzer can still be used to obtain signatures (reference responses) of random modulation for comparison, and as a fixed-tuned receiver which, with headphones connected to its VERTICAL OUTPUT receptacle, can be used to listen to the detected output.




Figure 25, Demodulated AM Signal in Zero Span

Frequency Modulation

For frequency modulated signals, parameters such as modulation frequency (f_m) , modulation index (m), and peak frequency deviation of carrier (Δf_{min}) are all easily measured with the spectrum analyzer. The FM signal in Figure 26 was adjusted for the carrier null which corresponds to m=2.4 for the Bessel function. The modula-

tion frequency f_n is 100 kHz, the frequency separation of the sidebands. The peak frequency deviation of the carrier (Δf_{new}) can be calculated using the following equation:

or
$$\Delta f_{peak} = 2.4 \times 100 \text{ kHz} = 240 \text{ kHz}$$

 $m = \Delta f_{pol}/f_{m}$




Figure 26. FM Signal Spectrum

If the FM signal displayed does not correspond to a specific carrier or sideband null, the $\Delta f_{\rm gal}$ can be measured directly, and the modulation index (m) can be calculated.

Although the spectrum analyzers do not have built-in discriminators, FM signals can be demodulated by slope detection. Rather than tuning the signal to the center of the CRT as in AM, the slope of the IF filter is tuned to the center of the CRT. At the slope of the IF filter, the frequency variation is converted to amplitude variation. In FM, the resolution bandwidth must be increased to yield a display similar to that shown in Figure 27 before switching to Zero Span. Note that $\Delta f_{\rm gas}$ can be determined directly from this display. When Zero Span is selected, the amplitude variation is detected by the spectrum analyzer and displayed in the time domain as shown in Figure 28.




Figure 27. Proper Tuning for Slope Detection (in Hz/Div Mode with Wide Resolution Bandwidth)




Figure 28. Demodulated FM Signal in Zero Span

NOTE

Refer to HP Application Note AN 150-1 for further information on AM and FM measurements.

Pulsed RF

A pulsed RF signal is basically an RF signal which is turned on periodically for brief intervals of time. Some parameters to be determined in measuring pulsed RF signals are pulse repetition frequency (PRF), pulse width, duty cycle, on-off ratio of the modulator, and pulse power. Pulse power can refer to either the average power or to the peak power of the pulse.

The spectrum analyzer can display a pulsed RF signal in either of two modes, the line mode or the pulse mode. The factor that determines the display mode is the number of spectral components or lines that are in the pass-band of the spectrum analyzer at any one time. In the line mode, there is only one spectral component or line in the passband; i.e., the spectrum analyzer resolution bandwidth is less than the PRE In the pulse mode, there is more than one spectral line in the passband; i.e., the spectrum analyzer resolution bandwidth is greater than about twice is PRE.

Since a spectrum analyzer does not display the actual peak pulse power of the signal (a pulsed signal has its power distributed over a number of spectral components, each component representing a fraction of the peak pulse power), a correction of desensitization factor must be added to the displayed main lobe power of the pulsed RF signal to obtain the peak pulse power. The calculation of the desensitization factor depends on whether the spectrum analyzer is displaying the signal in the line or pulse mode.

Line Mode

To obtain a *line* spectrum on the spectrum analyzer, the rule of thumb to follow is that the resolution bandwidth must be less than the PRF. This ensures that individual spectral lines will be resolved. From the line spectrum shown in Figure 29, it is possible to measure the following parameters:

PRF = 50 kHz (spacing between spectral lines)

Main lobe width = 800 kHz

Main lobe power = -41 dBm

Then, based on the above measurement, the following data can be calculated:

Pulse width = 2/Main Lobe width

 $= 2/800 \text{ kHz} = 2.5 \,\mu\text{sec}$


Duty cycle = 2 PRF/Main Lobe width

= 2(50 kHz)/800 kHz = 0.125

To determine the peak pulse power for a line spectrum, a pulse desensitization factor (a_1) must be added to the measured main lobe power. The desensitization factor is a function of the duty cycle and is represented by the following equation:

 $\alpha_1 = 20 \log (duty cycle)$

For a 0.125 duty cycle, $\sigma_L = -18$ dB. Hence the peak pulse power in Figure 29 is -23 dBm.



200 kHz/DIV 10 kHz RES BW

1040 MHz 10 dB/DIV Ref Level –20 dBm

Figure 29, Pulsed-RF Line Spectrum


Pulse Mode

To obtain a pulse spectrum on the spectrum analyzer, the resolution bandwidth must be set to greater than about twice the PRF, to ensure that more than one spectral line is within the analyzer passband. To find the peak pulse power in the pulse mode, add the pulse desensitization α_p , which is a function of pulse width and spectrum analyzer impulse bandwidth, to the main lobe power.

$\alpha_s = 20 \log (\text{pulse width x Impulse BW})$

Figure 30 illustrates a signal in the pulse spectrum mode. As with the line spectrum, the pulse width can be determined from the main lobe width, while the impulse bandwidth is a characteristic of the analyzer. The impulse bandwidth is approximately 1.5 times the 3 dB bandwidth.

For a pulse width of 2.5 μ sec and an impulse bandwidth of 150 kHz, $a_p = -8$ dB. The peak pulse power of the signal shown in Figure 30 then, is -23 dBm.



600 kHz/DIV 100 kHz RES BV

1040 MHz 10 d8/D1V Ref Level –20 d8m

Figure 30. Pulse I-RF Pulse Spectrum

Using the pulse spectrum enables a wider resolution bandwidth to be used. The wider resolution bandwidth provides two advantages: First, the signal-to-noise ratio is increased because the pulse amplitude increases linearly with the resolution bandwidth while random noise increases proportionally to the square root of the resolution bandwidth. The only limitation is that the bandwidth should be no greater than about 5 percent of the main lobe width. Secondly, faster sweep times can be used because of the wider resolution bandwidths. The HP 8559A, 8558B, and 8557A all have a 3 MHz resolution bandwidth which enables them to effectively display pulsed RF signals in the pulse mode. The 3 MHz bandwidth, along with fast sweep times, also enables narrow pulse widths to be measured in the time domain. A demodulated pulsed RF signal is shown in Figure 31.




Figure 31. Demodulated Pulsed RF Signal in Zero Span

Few operating pulsed RF systems have ideal spectra. Measurements can still be made regardless of the asymmetry of the spectrum. Examples of non-ideal spectra are found in digital communications and radar.

Since most radar systems do not have ideal spectra, the spectrum of a properly operating system is often stored away for future reference. This reference or spectral signature can then be used to determine changes that would indicate potential problems. An HP 853A based system has the capability of storing display information onto magnetic tape via HP-IB or directly plotting the information (bard copy) for use later (refer to Chapter 2).

In digital communications, the 'mits placed on transmissions by regulatory agencies a e a major concern. If the HP 853A is used with a controller, specification limits can be written directly onto the CRT, thereby making conformance testing less tedious.

Additional factors to consider when measuring pulsed RF signals are the spectrum analyzer VIDEO FILTER control and the digital averaging capability of the HP 853A Display. In general, the VIDEO FILTER and DGTL AVG should be OFF when measuring pulsed KF signals. Adding video filtering or digital averaging will desensitize a pulsed signal and limit its displayed amplitude.

NOTE


Consult HP Application Note AN 150-2 for more information on pulsed RF measurements.

NOISE

Typical spectrum analyzer noise measurements include oscillator noise (spectral purity), signal-to-noise ratio, and noise figure. The MAX position of the VIDEO

FILTER control and the digital averaging capability of the HP 853A Spectrum Analyzer Display can be used to measure the spectrum analyzer sensitivity or noise power.

The test setup in Figure 32 can be used to make a swept noise figure measurement of an amplifier. First, the total gain of the preamplifier and amplifier under test is determined. Then, the input of the amplifier is terminated and its noise nower is measured. The noise figure of the amplifier is the theoretical noise power (KTB) minus the total gain and the amplifier noise power. An added correction factor of 1.7 dB results in the true noise figure (N.) of the test amplifier. The correction factor is the sum of the bandwidth, log amplifier, and peak detector corrections required to compensate for errors introduced by these elements in the displayed noise power. Figure 33 is a plot of an amplifier's noise power output.



 $N_A(dB) = 10 \log P_0 = 10 \log kT - 10 \log B = 10 \log G_A$ 10 log kT ≈ -174 dBm (1 Hz bandwidth) 10 log 2 = 10 log (1.2 X RBW) ≈ 0.8 dB + 10 lap FIBW .

 $10 \log P_0 \approx P_0 \frac{1}{d \log P} + 2.5 dB - 10 \log G_{Dre}$

NA (dB) = Po disp + 175.7 dB -- 10 log (Gpre + CA) -- 10 log RBW

Po = noite power output (mW, input termination)


Po disp = displayed noise power level (dBin)

kT = noise power input (mW/Hz) B = noise power bandwidth (Hz)

GA, Gpra = amplifier, preamplifier gains

RBW = spectrum analyzer resplution bandwidth (Hz)

Figure 32, Measuring Noise Figure - Absolute Power Technique



100 MH2/DIV 3 MHz RES AW 10 da/DIV

Figure 33, Noise Power Measurement

Another technique, called the Y-Factor Technique (refer to Figure 34), overcomes the problems associated with the analyzer's absolute accuracy by using a calibrated noise power standard, such as the HP 346B Excess Noise Source. By measuring the ratio of P, with the noise source ON, to P, with noise source OFF (the test amplifier input terminated in Z, impedance) we can determine noise figure to a much greater accuracy. Spectrum analyzer instrument errors in the relative measurement of P. ON/P. OFF are typically less than a few tenths of a dB. leading to measurement accuracies approaching those of a noise figure meter. Figure 35 shows the results of a Y-Factor measurement.

Consult HP Application Notes AN 150-4. AN 150-7 and AN 150-9 for more information on noise measurements.




Figure 34. Measuring Noise Figure Y Factor Technique




Figure 35, Y-Factor Measurement

ELECTROMAGNETIC INTERFERENCE (EMI)

The objective of EMI measurements is to ensure compatibility between devices operating in the same vicinity. The spectrum analyzer, along with an appropriate transducer, is capable of measuring either conducted or 1 diated EMI and can also be used as a calibration tool for EMI susceptability testing. Figure 36 illustrates an equipment setup used for measuring radiated field strength.

The antenna in Figure 36 is used to convert the radiated field to a voltage for the spectrum analyzer to measure. The field strength is the spectrum analyzer reading plus the antenna correction factor.




Figure 36, Field Strength Test Setup

Compatability is also important for high-frequency circuits which are in close proximity to each other. In a multi-stage circuit, parasitic oscillation from one stage can couple to a nearby stage and cause unpredictable behavior. A popular technique used to search for spurious radiation uses an inductive loop probe. The loop probe is a few turns of wire that attaches to the spectrum analyzer with a flexible coaxial cable. (Refer to Figure 37.)

Various parts of the circuit can be "probed" to identify the location as well as the frequencies and relative amplitudes of spurious signals. Once the spurious signal has been identified, design techniques can be implemented to reduce or eliminate the cause of interference.




Figure 37. Loop Probe

When testing to detailed EMI specifications (i.e., MIL-STD), it is the worst case limits or the peaks of the signals that are of concern. MAX HOLD on the HP 853A can be used to store the maximum amplitudes of these signals, for later comparison with specified limits.

With interface to a desktop computer, an HP 853A-based system can obtput data automatically and reformat the display to include test limits with the required impulse bandwidth normalizations and antenna factor or current probe corrections.

NOTE

Consult HP Application Notes AN 150-10 and AN 142 for more information on EMI measurements.

SWEPT FREQUENCY RESPONSE

Frequency response measurements are a common requirement for many system components such as filters, amplifiers, and mixers. The addition of an appropriate source to the spectrum analyzer makes a powerful system for stimulus/response (swept-frequency) measurements.

The HP 8444A Option 059 is a tracking generator with an RF output frequency that follows (tracks) the tuning of the HP 8558B spectrum analyzer over the frequency range of 500 kHz to 1500 MHz. Since the first local oscillator from the spectrum analyzer is used as a reference by the tracking generator, any drift or residual FM is transferred to the tracking generator. The frequency spans of the two instruments are matched and synch mous, providing precise signal tracking. The equipment setup for this measurement is shown in Figure 38.

A significant advantage of the spectrum analyzer/tracking generator combination for swept measurements is the large dynamic range. Noise is bandwidth-limited in the spectrum analyzer, and harmonics and spurious products are not limiting factors since the spectrum analyzer is always tuned to the fundamental of the tracking generator. The dynamic range for the tracking generator/spectrum analyzer system extends from the output available on the




Figure 38. Swept Frequency Test Setup

tracking generator to the noise floor of the spectrum analyzer. For the HP 8558B/8444A Option 059 system, the dynamic range is generally greater than 90 dB. Figure 39 illustrates the large dynamic range that is possible using the HP 8444A Option 059 and the HP 8558B.




Figure 39. Swept-Frequency Measurement (Composite Plot for Low-Pass Filter with >100 dB of Stop-Band Rejection)

With the HP 853A, the system frequency response can be eliminated from the measurement results by using the IN-P-B-A mode. First, calibrate the system with a known standard (i.e., a through-line for transmission measurements). Then, store the displayed response in Trace B by using either STORE VIEW or STORE BLANK. Next, insert the device under test and press INPUT - B-A. The displayed frequency response is that of the device, not of the system plus the device (refer to Chapter 2 for further details).

NOTE

Errors due to mismatch uncertainty are not removed from measurement by normalization.

The HP 8444A Option 059 can be used with a counter to make accurate, highly sensitive and very selective frequency measurements of unknown signals. Providing a signal can be resolved on the spectrum analyzer, it can be counted. The system can count signals down to the sensitivity of the spectrum analyzer with the frequency accuracy several orders of magnitude better than the spectrum analyzer accuracy.

NOTE

Consult HP Application Notes AN 150-3 and AN 150-13 for more information on Swept-Frequency Response measurements.

CATV MEASUREMENTS

The spectrum analyzer is an important tool for making CATV system measurements. Measurements of signal level, signal frequency, sideband amplitude and frequency, noise, and interference are possible.

Any signal within the passband of a TV channel that causes degradation in the quality of signal reception is called an interference signal. Intermodulation hum and cross-modulation are interference signals which commonly originate within a CATV system. Co-channel interference are also commonly encountered and readily measured with a spectrum analyzer. Co-channel interference occurs when more than one signal competes for the same channel. A co-channel interference signal appears as an unmodulated sideband separated from the main carrier signal by 10 or 20 kHz.

The standard economy spectrum analyzers have are input impedance of 50 ohms; for 75-ohm CATV measurements, an HP 11694A Matching Transformer is recommended. In making amplitude measurements, the performance characteristics of the HP 11694A must be taken into account. Options for the HP 8557A and 8558B are available which allow measurements in 75-ohm systems directly, providing dBm or dBmV calibration.

NOTE

Consult the HP Cable Television Systems Measurements Handbook (HP Part Number 5955-8509) for more information on CATV measurements.

CHAPTER 5 HP-IB REMOTE OPERATION

This chapter provides information about remote operation of the HP 853A Spectrum Analyzer Display (with a compatible spectrum analyzer plug-in) using an HP-IB controller.

General Description

The HP 853A Spectrum Analyzer Display can be accessed for remote operation through HP-IB. The HP-IB connector and address switch are on the instrument rear panel, Interconnection between the HP 853A and the HP-IB controller is accomplished with an appropriate HP-IB interface, and may require an additional HP-IB interconnection cable (often supplied as an integral part of the HP-IB interface).

Communication between instruments on the HP-IB requires that a unique address be assigned to each instrument. The rear-panel address switch (Figure 40) is used to set the HP-IB address of the HP 853A.




Figure 40, HP-IB Address Switch

HP-IB Capability

The complete hus capability of the HP 853A, as defined in IEEE STD 488 (or identical ANSI Standard MC1.1), is outlined in Table 4. Instrument responses to general bus commands and control signals are described in detail to aid in programming, N PRES

Specific HP-IB programming codes for the HP 853A are given in the syntax reference guide at the end of this chapter, and are summarized in Table 5. Sample programs written on an HP 85 controller, in the BASIC programming language, are presented in Appendix B to demonstrate the use of these programming codes. Andrew Market Film A 1882

*Hewlett-Packard Interface Bus, the Hewlett-Packard implementation of IEEE STD 488-1978 and ANSI STD MC 1.1, 'Digital' Interface for Programmable Instrumentation,' are come assert to the

Digital Display Coordinates

Trace data is stored in the trace memory of the HP 853A using the digital display coordinates shown in Figure 41. In references to the display coordinates for programming codes AP/BP, BA/BB, XY, TA/TB, IA/IB, and JA/JB, the coordinates in Figure 41 apply.




Figure 41. HP 853A Digital Display Coordinates 🐇

Within the range of the CRT graticule, there are a total of 481 x-axis values (0 to 480, with 48 points per division) and 801 y - axis values (0 to 800, with 100 points per division). The y-axis overrange values and underrange values are also noted in the figure.

Two lines of annotation near the top of the trace area of the CRT display are controlled by the programming codes CS, LL/LU, LP, and RU/RL.

Syntax Reference Guide

This Syntax Reference Guide is intended to provide, in detail, the required command format to be used when addressing the HP 853A from an external HP-IB controller, and to describe precisely the resulting HP-IB output. It is important to keep in mind that this guide is written from a controller point of view, as user-generated programs will always be executed in the controller, not in the spectrum analyzer display.

A pictorial flow representation is used to delineate the sequence of bytes or blocks of traffic across the bus. Literal ASCII characters are bold and shown in rounded envelopes. These are transmitted exactly as shown. Items

enclosed by rectangular boxes are blocks of bus traffic which require further explanation. Those used repeatedly are:

Output UNL TA21 LA18; UNListen, Talk Address 21, Listen Address 182 (ASCII code: ? U2)

Enter UNL LA21 TA18: UNListen, Listen Address 21, Talk Address 18² (ASCII code: ?5R)

Additional Commands

codes (two letter mnemonics) may follow within the same "Output" statement

Note that data bytes passed along the bus originate from the controller (controller is talker) until an "Enter" block

²Assumes controller address = 21, HP 853A address = 18.

is transmitted, at which time the spectrum analyzer display generates any succeeding data (display is talker).

In several cases, two programming codes are used in an identical fashion and are listed together. Each pair performs the same function either on Trace A or Trace B, or on the lower or upper CRT annotation line. Usage of only the first code listed is described; the second code may simply be substituted in its place.

A reference to z "digit" should be understood to refer to the ASCII code for one of the characters 1, 2, 3, 4, 5, 6, 7, 8, 9 or 0.

The HP 853A ignores extra delimiters such as CR (cariage return) and LF (line feed) in a command sequence

Table 4. HP 853A Responses to General HP-IB Bus Commands

HP-18 Message	Related Mnemonics	Response
Data Trigger	GET	lasues a sweep trigger pulse (for proper use, spectrum analyzer should be in SINGLE SWEEP mode).
Clear	DCL, SDC	Interrupts a sweep in progress. Terminates unfinished commands. Clears any service requests. Resets trace arithmetic reference line to default position (refer to OF command).
		Itesets annotation position to top-screen (refer to LP tymmand).
		Resets digital averaging algorithm.
		Resets sweep,
Remote	REN	Enables remote programming of front panel controls.
Local	REN, GTL	Front panel controls are not remotely programmable.
Local Lockout	LLO	Locks out local button on front panel (PLOT GRAT/ HP-IB CLEAR).
Require Service	RQS	Instrument may request service (refer to RS command).
Status Byte	SPE, SPD	Serial poll (instrument transmits status byte).
Abort	IFC	Unaddresses instrument.
Response Byte	PPC. PPU	Parallel poll (no response).

The interface functions supported by the HP 353A Spectrum Analyzer Display are: SH1, AH1, T5, L4, SR1, RL1, PPO, DC1, DT1, CO, E2 (as defined in IEEE STD 488-1978 and identical ANSI STD MC1:1).

sent from a controller. However, when the HP 853A is instructed to put out a sequence of data bytes, the complete sequence must be read by the controller before normal operation can be resumed. With the exception of binary trace data transfers (BA and BB), data byte sequences are terminated by transmitting the ASCII characters CR and LF with the End message (EOI bus line pulled "true"). Binary trace data sequences include no terminating CR LF, but the End message is sent during transmission of the final byte of the sequence (the final byte is the 962nd byte for BA and BB).


Pressing RESET on HP-IB controllers generates an interface clear (IFC) command on the bus, which unaddresses the HP 853A.

When an illegal two-character mnemonic is received by the HP 253A (one that is not included in the programming code set), bit 5 of the status byte is set and a SYN-TAX ERR (error) message is displayed on the upper CRT annotation line. To remove the message, press HP-IB CLEAR (PLOT GRAT) for several seconds, or execute a Clear command over HP-IB.

Table 5. Summary of HP 853A Programming Codes

Maemanic	Definition	Mnemonic	Definition
TA	Output trace A, decimal (ASCII) values	JA	Input trace A, binary values
TB	Output trace B, decimal (ASCII) values	JB I	
BA	Output trace A, binary values	"	Input trace B, binary values
BB.	Output trace B, binary values		
. 55	Output trace B, binary values	CA	Clear (blank) trace A
25		L CB	Clear (blank) trace B
AP	Output peak coordinates, trace A	i	
BP	Output peak coordinates, trace B	TS, TSn	Take sweep (n=0-63)
XY.	Output coordinates, current point in sweep	I RSb	Set Request Service conditions (b=mask)
		Oi	Output Device Identification
LU	Input upper CRT annotation line	OFn	Set IN?UT-B-A offset (n=0-975)
LL .	Input lower CRT annotation line	FP	
î.Pn	Set annotation line position (n=0-8)	l .'' l	" Output front panel control settings
RU	Restore upper CRT annotation line		
RL			REMOTE OPERATION (REN enabled)
CS	Restore lower CRT annotation line		* . *
69	Output character string (CRT annotation	ACn	Set TRACE A control (n=1-4)
	lines)	BCn	Set TRACE B control (n=1-4)
		DCn	Set DIGITAL AVERAGE control
IA.	Input trace A, decimal (ASCII) values		(n=0-1)
IB [.]	Input trace B, decimal (ASCII) values	1Cn	Set INPUT-B-A control (n=0-1)

TA,TB Output trace A, output trace B, decimal (ASCII) values



Trace Out: Sequential y-coordinates (-50 to 975) for trace A or trace B. Format is 481 three-digit coordinates (including leading zeros and minus signs) separated by commas for a total of 1923 ASCII characters. The value -50 indicates a blanked trace.

Example:

ASCII Sequence 001, -04, 012, ... 975, 100

BA,BB Output trace A, output trace B, binary values



Trace Out: Sequential y-coordinates (-50 to 975, in two's complement binary form) for trace A or trace B. Format is 481 two-byte coordinates for a total of 962 bytes. The value - 50 indicates a blanked trace.

Example:

#1 #2 #3 #480 #481 sequence ab ab ab ab ab

where a and b are 8-bit bytes. To represent the y-coordinate 820, the pair of 8-bit bytes would be

$$a = 00000011$$

 $b = 00110100$

AP,BP Output peak coordinates of trace A, trace B



x,y: x,y coordinates (000 to 480, -48 to 975) of single maximum trace peak. Format is two 3-digit coordinates separated by a "omma (7 ASCII characters).

Example:

ASCII sequence 240, 800

If the peak y-value occurs for two or more values of x, the leftmost point (lowest x-value) is retorned,

XY Output coordinates, current point in sweep




x,y: x,y coordinates (000 to 4',0, -48 to 975) of current point in sweep. Format is two 3-digit coordinates separated by a comma (7 ASCII characters).

Example:

ASCII sequence 240, 800

LU,LL Input apper, lower CRT annotation line



Text: Up to 60 ASCII characters to appear on upper annotation line (LU) or lower annotation line (LL) on CRT.


Term: An ASCII terminating character ETX, LF, CR, or any byte in the range 0 to 31 decimal.

853A Display Character Sct.

32*63 | "##7&(()*+,-./0123456789;;(ニン? 6495 GABCDEFGHIJKLMNOPQRSTUVWXYZ[\]へ 96-127 | abcdefghijk imnopqrstuvwxyz(|)へ数 *Character 32 is a blank

OPERATION

Set annotation line position (n = 0 =



1 to 8, positions both lines of CRT annutation in the 1th division from the bottom CRT horizontal graticule line.

For n = 0, all CRT annotation is blanked.


Default value is n = 8.

RU.RL Restore upper, lower CRT annotation line




Returns CRT annotation to control labeling mode (clears annotation line sent using LU or LL code).

CS Output character string (CRT annotation lines)



Upper, Lower Line: Two 60-character ASCII strings corresponding to the characters displayed in the upper and lower CRT annotation lines, Each 60-character line is followed by an ETX.

IA,IB Input trace A, trace B, decimal (ASCII) values



Trace In: Sequential y-coordinates (-99 to 975) for trace A or trace B. Values less than -48 are blanked. Format is up to 481 one- to three-digit coordinates (including leading zeros and minus signs), each separated by a comma, space, CR, LF, or combination of these delimiters.

Term: Sequences with less than 481 coordinates must be terminated with a semicolon or additional two-letter programming code. Sequences with 481 coordinates must be terminated by a delimiter (comma, space, CR, LF, or combination) or by an additional two-letter programming code.

Example:

Example:

A.JB Input trace A, trace B, binary values

Trace Ins. Sequential y-coordinates (-99 to 975, in two s complement binary form) for trace A or trace B. Values less than -48 are biarised. Formatis, 481 two byte coordinates for a total of 962 bytes. Refer to BA, BB codes.

CA,CB (lear (blank) trace A, trace B



Blan's trace (all y-opordinates set to -50).

TS,TSn Take sweep (n = 0/- 63)



Triggers the spectrum analyzer to sweep and inhibits subsequent commands until sweeping is complete.

n: Specifies number of sweeps to be taken. If n is not specified, one sweep is executed.

During execution of the TS and TSn commands, the first five bits of the status register define a binary value indicating the total number of full and partial sweeps remaining. The status register may be accessed by a serial poll from the controller, and bit 6 will be low.

ASb Set Request Service conditions (b = mask)

Sets the instrument conditions that will trigger a service request. When one of these conditions occurs, the SRQ line is pulled and two bits of the status register are set—bit 6 and the appropriate bit for the particular service request condition. A serial pull from the controller resets the status register and SRQ line.

or a one-byte mask for setting service request conditions (SRQ line pulled only by selected conditions). Mask value is set to 0 at power-on.


Status Register Bit	Description of Service Condition	7.	Mask Value (Decimal)
. 0	End of Sweep	17	1
i l	Not used		(2)
2	Fast Sweep Error		4
3	INPUT-B→A Error	* 1	8
4	Digital Average/MAX HOLD Error		16
5	Syntax Error		32
6	Universal HP-IB Service Request Bit (set when service condition exists)		(64)
7.	Not used		(128)

For example, a mask value of 61 (1 + 4 + 8 + 16 + 32) enables all possible service request conditions. The mask must be sent as the binary byte 00111101.

OI Output Device Identification


Instrument returns a three-character string, "853", for identification.

OFn Set INPUT - B-A offset (n = 0 - 975)



n: Sets x-coordinate of reference trace during trace arithmetic. Value is initially set to 400 (mid-screen) or 800 (top graticule line) by position of jumper internal to instrument.

FP Output front panel control settings



Front Panel Settings: A 12-character string representing current display control settings. Format is twelve ASCII bytes in the form of control setting codes; "ACmBCmDCnlCn"

where
$$m = 1-4$$

 $n = 0.1$

REMOTE OPERATION (REN required)

ACn, BCn Set TRACE A, TRACE B control (n = 1 - 4)




Remotely control trace functions.

n = 4 STORE BLANK

Remote operation is denoted by a "a" appearing next to display function callouts, just to left of graticule.


DCn Set Digital Average control (n = 0,1)



Remotely control digital averaging.

n:
$$n = 0$$
 Turn OFF
 $n = 1$ Turn ON

ICn Set INPUT – $B\rightarrow A$ control (n = 0,1)



Remotely control trace normalization.

n:
$$n = 0$$
 Turn OFF
 $n = 1$ Turn ON

APPENDIX A **AMPLITUDE CONVERSIONS**

CONVERSION EQUATIONS

The following equations allow conversion from dBm to dBmV or dBV in a 50Ω system.

$$dBm + 107 dB = dB\mu V$$

$$dBm + 47 dB = dBmV$$

$$dBmV + 60 dB = dBV$$

If it is desired to convert from logarithmic units to linear units, then the equations given below will be useful. Keep in mind that the logarithmic levels are all referenced to linear units.

Thu: is:


- 0 dBm referenced to 1 mW
- 0 dBmV referenced to 1 mV
- 0 dBuV referenced to 1 uV

To calculate a linear level, simply take the antilog of the logarithmic level.

$$\begin{split} dBm & \text{ to } P(mW) \\ dBm &= 10 \log \frac{P}{1 \text{ mW}} P = \log^{-1} \frac{dBm}{10} \\ dBmV & \text{ to } V (mV) \\ dBmV &= 20 \log \frac{V}{1 \text{ mV}}, V = \log^{-1} \frac{dBmV}{20} \\ dB_{\mu}V &= 20 \log \frac{V}{1 \text{ eV}}, V = \log^{-1} \frac{dB_{\mu}V}{20} \end{split}$$

Figure A-1 can be used to convert from dBm to voltage in a 50Ω system.

Conversion from dBm to volts can be made whether the 'Amplitude Scale is in LOG or LIN, To read voltage, position the signal on the reference level line of the CRT. Read the REFERENCE LEVEL in dBm and find its equivalent voltage from the conversion chart,



APPENDIX B PROGRAMMING EXAMPLES FOR THE HP 853A

The following examples illustrate some of the ways the entire command set of the HP 853A may be used when operated with the HP-85 BASIC language controller. It is assumed that the user has a prior knowledge of controller operation and the BASIC programming language.

The programming codes and examples are divided into four functional categories: Labeling, Trace Data I/O, Sweep Control and Instrument Status, and Display Remote Operation.

A user new to the system should first work through the examples to become familiar with the various programming codes, and then refer back to this Operation manual as needed when developing programs (refer to Chapter 5 for a detailed HP-IB syntax reference guide for the HP 853A).

The following programs assume the selectable interface address is 7 and the HP 853A HP-1B address is set to 18 (see Chapter 5).

If an illegal two-letter mnemonic is sent to the HP 853A (i.e., one that is not included in the programming code set), the message SYNTAX ERR will appear on the CRT. To remove the SYNTAX ERR message, send the command CLEAR or press HP-IB CLEAR (PLOT GRAT) on the HP 853A front panel for several seconds. Clearing the HP 353A status register also removes the message; refer to the RS programming code in Chapter 5 for details.

Labeling

LU,LL Input upper, lower CRT annotation line

The LU or LL programming code allows the transfer of up to 60 characters selected from the ASCII character set (see LU,LL codes in Chapter 3) to each of the two CRT display lines. To demonstrate the use of both display lines with the alphanumeric character set, run the following program:

- 10 OUTPUT 718 ; "LUTHE 853A CAN ANNOTATE 60 TOTAL SPACES WIT HIN EACH DISPLAY BUFFER"
- 20 OUTPUT 718 ; "LL0123456789 a quick brown fox jumped over the lazy dog's back"

The controller executes an OUTPUT statement to transfer the character string in a free-field format. To prevent unnecessary bus traffic, compact field formatting transfers no leading or trailing spaces:

10 OUTPUT 718 USING "K"; "LU N o extra spaces!"

RU,RL Restore upper, lower CRT annotation line

To restore the upper and lower lines of annotation to the power-on condition, use the following commands:

10 OUTPUT 718 ;"RU" 20 OUTPUT 718 ;"RL"

ОГ

10 OUTPUT 718 ; "RU RL"

LPn Set annotation line position (n = 0 to 8)

This programming code is provided to change the position of the annotation lines relative to the CRT graticule lines (the bottom graticule line is designated n=1). It helps ensure that labels do not interfere with a displayed signal. An example program demonstrates the use of the LP code:

10 OUTPUT 718 ;"LU THIS IS A TE

20 OUTPUT 718 : "LP3" 30 OUTPUT 718 : "LP7"

40 OUTPUT 718 ; "RU RL"

The labels can be moved from the turn-on position, n=8, to other vertical levels, but will be blanked when they interfere with the trace.

CS Output character string (upper, lower CRT annotation lines)

All display annotation can be transferred to a 122-character string, dimensioned in the controller and then printed:

10 DIM C\$E1223

20 OUTPUT 718 ; "CS"

39 ENTER 718 ; C\$.

40 PRINT C\$

The array in line 10 is dimensioned to store the character strings from both annotation lines. A "CS" pregramming code calls for the transfer of display characters into the string array. Statement 40 results in a display of the character string on the controller. The ASCII controller code for specifying end-of-text (ETX) is included in the character string, accounting for the two extra characters dimensioned.

Trace Data I/O

TA,TB Output trace decimal (ASCII) values BA,BB Output trace binary values

Speed, storage requirements, and programming convenience govern the choice of trace data output techniques, i.e., the optimum use of the commands TA,TB and BA,BB. Three different methods follow:

Method I (ASCII decimal data transfer into integer array)

Method I provides fast transfer of all 481 trace values from the HP 853A to a numeric array dimensioned in the controller (≈1.75 sec). After reformatting, the trace data can be processed by the controller. The array storage requirement is 3366 bytes (3 x 481 + 1923 = 3366) of controller memory. The following example includes the transfer of trace data to the controller and reformatting into an integer array:

```
10 DIM A$E19233
20 INTEGER B(480)
30 OUTPUT 718; "TA"
40 ENTER 718; A$
50 FOR I=0 TO 480
60 J=4*I+1
70 B(I)=VAL(A$EJ,J+23)
86 NEXT I
```

String array A\$ is assigned a length of 1923 characters; the numeric array B is dimensioned as a 481-value INTE-GER array to save storage space (3 bytes/value vs. 8 bytes/value). The TA instruction is sent and the string A\$ is transferred in lines 30 - 40. This string now must be converted to a numeric array of 481 values, accomplished in the For...........................NEXT loop set up in lines 50 - 80.

Method II (Direct ASCII decimal transfer and storage)

Method II is convenient for temporary storage of trace values when no data processing is required. The following example shows the use of the IA programming code (which inputs ASCII decimal trace values) to return a stored trace to the HP 853A:

```
10 DIM A$E19233
20 OUTPUT 718;"TA"
30 ENTER 718; A$
40 PAUSE
50 OUTPUT 718;"1A",A$
```

Method II is convenient became it requires less array storage (1923 bytes), but the data is in string form (conversion is necessary before numerical calculations can be made). The trace transfer time is approximately 1.28 seconds for TA and approximately 0.70 second for IA (refer to IA.IB for further details).

Method III (Fast trace transfer for storage)

When the fastest possible transfer of trace values is required, Method III is the best choice. This method transfers trace values in binary form as quickly as possible for later conversion to a numeric array.

```
10 DIM A$E970]
20 IOBUFFER A$
30 OUTPUT 718 :"BA"
40 TRANSFER 718 TO A$ FHS
```

AS is dimensioned 8 bytes more than transferred (i.e., 2 bytes/value x 481 + 8 bytes = 970 bytes). The IO BUF-FER statement designates AS to have a working length of 962 when executed. The BA programming code is sent in line 30 to call for a transfer of byte values, and line 40 provides for a fast hand-shake (FHS) TRANSFER. The time required to transfer a full trace is approximately IS5 msec.

When it is necessary to convert A\$ into numeric data, the following code can be used:

```
50 INTEGER 8(480)
60 FOR 1=0 TO 480
70 J=2*I+1
80 B(1)=256*HUM(A*EJJ)+HUM(A*EJ
+13)
90 HEXT I
```

Two 8-bit bytes are required to specify the full range, —48 to 975, of the digital CRT display: the first byte carries the two most significant bits, and the second byte carries the eight least significant bits. To combine each pair of bytes from A3 into a single numeric value, it is necessary to convert both string values to numeric values, multiply the first by 2' = 256, and add it to the second. Note that this program works only for positive trace values; for underrange values, test for 2's complement and make the appropriate conversion.

IA.IB Input trace integer values

These commands allow the controller to output up to 481 integer trace values into trace A or trace B. Values in the range — 48 to 975 are displayed at corresponding levels on the CRT, values less than —48 are blanked. IA and IB are useful for re-entering trace data that has been previously stored using the TA or TB programming codes (see Method II), or for transferring a controller-generated "trace" (such as a test limit line stored in trace B).

Place the HP 853A display in the CLEAR WRITE A and STORE VIEW B modes, then run the following example:

10 OUTPUT 718; "IB"
20 FOR I=0 TO 60
30 OUTPUT 718; 300,300,300,300,-50,-50,-50

The programming code IB in line 10 instructs the HP 853A to receive a numeric string of values for trace B. Lines 20-40 set up a sequence of display values for transfer (the value -50 blanks the trace). When the data transfer is complete, the result is a dashed limit line viewed in trace B.

JA,JB Input trace binary values

Data transfer over the interface bus can be performed more rapidly by using the JA or JB programming codes rather than IA or IB. The following example shows how these programming codes can be used to compare a stored trace with a current trace:

10 DIM A\$E9701 20 10BUFFER A\$ 30 OUTPUT 718 ;"BA" 40 TRANSFER 718 TO A\$ FHS 50 DISP LEN(A\$) •

90 QUTPUT 718 USING "K,B" ; "JA

100 TRANSFER A\$ TO 718 FRS

Lines 10 - 50 transfer the 481 two-byte binary values from trace A to the string array A3, with a fast handshake, and then display the length of A3.

In Line 90, the USING "K.B" format is sent with the JA programming code to output a string of byte values, with no ond-of-line sequence (CR or LF), to the HP 853A. Line 100 causes a fest TRANSFER of data from string A\$.

AP,BP Output peak coordinates

XY Output coordinates of current point in sweep

It often happens that the only data point required is the peak value of the 481-point CRT trace. To obtain the x- and y-axis coordinates (0 to 480, 0 to 975) of the maximum response, use the AP or BP programming code for trace A or trace B respectively. If there is more than one response at the peak level (i.e., two identical values in different "X" locations), then the left-most "X" will be returned after you enter the code:

10 OUTPUT 718; "AP" 20 ENTER 718; X,Y 30 DISP X,Y

The x,y coordinates of the current point in a manual sweep can be transferred using the XY programming code, allowing the controller to monitor display data while in the manual sweep mode.

10 OUTPUT 718 ; "XY" 20 ENTER 718 ; X,Y 30 DISP X,Y

Sweep Control and Instrument Status

TS,TSn Take n sweeps (n = 0 to 63)

The TS programming code allows the triggering of spectrum analyzer sweeps from a controller. This capability can be used to initiate sweeps when the analyzer is in either the single or continuous sweep mode.

NOTE

It is important to have an updated trace before transferring data.

When sent to the HP 853A, the TS programming code triggers a sweep and inhibits subsequent commands until that sweep is complete. Upon completion of the sweep, the system resumes normal operation. Consider the following example:

10 OUTPUT 718 USING "#.K" ; "TS

20 BEEP

30 OUTPUT 718 ;"LU No display u ntil end-of-sweep."

40 PAUSE

50 OUTPUT 718 ; "RU" .

60 OUTPUT 718 ;"T\$20"

After putting the spectrum analyzer plug-in in single sweep mode, set the sweep time to 0.5 sec/DIV and run this program. Receipt of the TS code initiates a sweep, at which time a tone is generated by line 20, indicating that the controller is free to proceed, but the HP 853A is not. The message on line 30 will be displayed on the HP 853A CRT only after the end-of-sweep.

If the USING "#,K" were to be omitted in line 10, the controller would attempt to transmit the usual terminating CR and LF after the ASCII characters TS. These cannot be accepted until the spectrum analyzer has completed its sweep, so line 20 (representing all other controller and non-HP 853A bus activity) would effectively be held up until the end-of-sweep occurs. The USING "#,K" format with the TS code allows other bus activity during the sweep.

After the program PAUSE, return the SWEEP TIME/ DIV to AUTO and then press CONTINUE on the controller. Line 50 restores the upper display line to normal mode. The "TS20" programming code, in line 60, triggers a set of 20 sweeps and holds up bus activity until the set of sweeps is complete.

RSb Set request service conditions (b = mask)

A serial poll may be performed to check the contents of the HP 853A status register, which indicates certain conditions in the instrument (refer to the HP-IB syntax reference guide in Chapter 5). Any combination of conditions can be enabled by sending a request service mask over the bus to the HP 853A (conditions not selected will not pull the SRQ line). For example, to enable all available request service conditions, the mask must be the binary equivalent of the decimal sum of each component, or 61 (1+4+8+16+32=61). Sending a mask replaces any previous mask enabled in the HP 853A. The mask is set to a default value of 0 at power-on.

The following example program demonstrates the use of the RS code along with a series of illegal conditions which, until corrected, will generate SRQ messages and set appropriate bits in the HP 853A status register:

```
10 OUTPUT 718 USING "K,B"; "RS
",61
20 OUTPUT 718; "YZ"
30 OUTPUT 718; "AC2DC1"
40 S=SPOLL(718)
50 DISP S
60 PAUSE
70 OUTPUT 718; "AC1DC1"
80 IF S<>0 THEN COTO 40
90 LOCAL 718
```

In line 10, the mask value is set to 61, thus enabling all request service conditions. The USING "K,B" format outputs the mask value as one 8-bit byte to the HP 853A. With the mask set, the ingal mnemonic YZ set in line 20 causes the 5 YNTAX ERR(OR) message to appear on the HP 853A (RT until a serial poll is performed (this error condition has a decimal mask value of 32).

The display state selected in line 30 (refer to ACn, BCn, DCn commands) causes an additional request service condition (the decimal value 16 represents this Digital Average/MAX HOLD error state). Note the HP 853A CRT annotation indicating remote control (henceforth called "remote indicators").

In lines 40-50 a serial poll is performed; the decimal value of the status register contents (including the universal HP-IB SRQ bit; a decimal value of 64) is then displayed by the controller. Initially, a value of 112 is returned (16+32+64=112). This serial poll clears the syntax error condition and removes the error message SYNTAX ERR from the HP 853A CRT.

The program stops at the PAUSE statement in line 60. Line 70 is executed by pressing the HP-85 CONTINUE key; this selects a legal display state, removing all service request conditions. The program initiates another serial poland the value 80 (16 \pm 64 \pm 80) is returned, since this was the last status register content prior to clearing all error conditions.

A final press of the CONTINUE key executes one additional serial poll, returning the value 0 to indicate that no enabled service request conditions occurred since the previous serial poll. The instrument is then returned to local control.

Ol Output Device Identification

The programming code OI can be used to identify whether an HP 853A is connected to the interface bus. The controller identifies a device as an HP 853A if the string "853" is returned when using the following program:

```
10 DIM A$E4]
20 OUTPUT 718 ;"OI"
30 ENTER 718 ; A$
40 DISP A$
```

Display Remote Operation

All HP 853A display states and signal processing modes are programmable over the HP-IB. The HP 853A responds to a remote front panel command the same way it does to a manual front panel change.

ACn.BCn Set trace control

The front panel display state of trace A or trace B can be selected by sending the respective ACn or BCn programming codes.

The value II takes on the following meanings:

- n = I for CLEAR WRITE
- n = 2 for MAX HOLD
- n = 3 to STORE VIEW
- n = 4 to STORE BLANK

For example, the following lines can be used to remotely program a new front panel setting:

10 OUTPUT 718 ; "AC1" 20 OUTPUT 718 ; "BC2"

10 OUTPUT 718 ; "ACIBC2"

Note that a square remote indicator is displayed on the CRT

DCn Set digital average control

ICn Set INPUT - B-A control

OFn Set INPUT — B→A offset

Display processing of trace data can be controlled remotely using the above programming codes. The value n takes on the following meanings:

DCn: Digital average mode,

n = 0 for Normal

= 1 for Digital average

ICn: Normalize state,

n = 0 for INPUT — $B \rightarrow A$ OFF = 1 for INPUT — B→A ON

OFn: Normalize offset state.

n = 0 to 975 for vertical offset value on CRT (For default values refer to the HP-IB syntax guide)

To achieve digital averaging over, for example, 30 sweeps, place the spectrum analyzer in SINGLE SWEEP mode and RUN this example:

10 OUTPUT 718 ; "ACIBCIDC1 20 OUTPUT 718 ; "TS 30" 30 LOCAL 718

Output front panel control settings

This command interrogates the HP 853A display for its current front panel control settings. The HP 853A can output the present status of ACn, BCn, DCn, ICn over the bus into a 12-character string dimensioned in the controller. This string array can later be pussed back to the HP 853A to return the front panel to its original state:

DIM 0\$5123 10

OUTPUT 718 ; "FP" 20

30 ENTER 718 ; A*

40 DISP A\$

80 OUTPUT 718 ;A\$

CA,CB Clear trace memory

Either trace memory can be completely blanked by sending a CA or CB programming code to the HP 853A (all values of trace memory are set to -50, indicating blanks).

APPENDIX C 180-SERIES DISPLAYS

The HP 8559A, 8558B, and 8557A Spectrum Analyzer plug-ins are compatible with all HP 180-Series display mainframes. However, the HP 180T-series display mainframes (the HP 180TR, 181T, 181TR, and 182T) are particularly recommended for use with the economy spectrum analyzer plug-ins si they feature medium-persistence CRT phosphor and nonbuffered rear panel auxiliary outputs, compatible with most Hewlett-Packard X-Y Recorders.

HP 132T Display

The HP 182T Display is a cabinet-style mainframe with an extra-large CRT viewing area.

HP 1817 Display

The HP 181T Display is a cabinet-style mainframe with a variable persistence/storage CRT. The analog storage feature allows signal traces to be preserved for later viewing or photography. The variable persistence feature is convenient for viewing slower sweeps during narrowband, wide-span signal analysis.

HP 181TR Display

The HP 181TR Display features the same variable persistence/storage CRT as the HP 181T, but is designed to mount in a standard 19-inch rack or stack with other instrumentation.

HP 180TR Display

The HP 180TR Display mainframe is designed to mount in a standard 19-inch rack or stack with other instrumentation.

1807-Series Display Front Panel Features

- CALIBRATOR (180TR, 182T): Provides 1 kHz square wave at two amplitudes: 250 mV and 10V pp (not used with spectrum analyzer).
- Ground Connection (180TR, 182T): Provides chassis ground connection point.
- SCALE (180TR, 182T): Adjusts CRT graticule illumination.


- TRACE ALIGN: Adjusts CRT trace alignment with horizontal graticule lines.
- FOCUS: Adjusts CRT trace sharpness.
- ASTIG: Adjusts CRT spot shape.
- INTENSITY: Adjusts CRT trace intensity.
- FIND BEAM: Intensifies trace and forces onscreen display (normally not used with spectrum analyzer).
- HORIZONTAL POSITION: Single knob provides coarse and fine horizontal adjustment of CRT trace.
- MAGNIFIER: Selects horizontal deflection factor (normally left in X1 position.
- DISPLAY: Selects CRT sweep source (normally left in INT position).
- EXT VERNIER: Provides continuous deflection factor adjustment for external CRT sweep signals. In CAL detent position, deflection factor is selected by MAGNIFIER control (normally not used with spectrum analyzer).
- EXT COUPLING: Selects EXT INPUT ac or de coupling (normally not used with spectrum analyzer).
- EXT INPUT: BNC input for external CRT sweep signal (normally not used with spectrum analyzer).

NOTE


HORIZONTAL EXT INPUT does not sweep the spectrum analyzer first LO. Analyzer should be set to 0 (zero) FREQ SPAN/DIV, AUTO TIME/DIV, and SINGLE SWEEP TRIGGER when operated with an external horizontal input.

180T-Series Display Rear Panel Features


 AUX A Vertical Output: BNC output provides detected video signal from a 50-ohm output impe-



HP 182T DISPLAY



HP 181T DISPLAY



HP 180TH DISPLAY

180-Series Displays

- dance, Typical 0-800 mV range corresponds to full 8-division display deflection.
- AUX B PENLIFT/BLANKING OUTPUT: BNC output provides a +15V penlift/blanking signal from a 10K-ohm output impedance when CRT trace is blanked. Otherwise output is low at 0V (low impedance, 150 mA max.) for an unblanked trace.
- AUX C 21.4 MHz IF OUTPUT: BNC output provides 21.4 MHz IF signal (linearly related to spectrum analyzer RF input) from a 59-ohm output impedance. Output bandwidth controlled by spectrum analyzer RESOLUTION BW setting; output amplitude controlled by INPUT ATTEN, REFERENCE LEVEL FINE, and first six REFERENCE LEVEL

positions.

- AUX D Horizontal Output: BNC output provides horizontal sweep voltage from a 5K-ohe: output impedance. The -5V to +5V range corresponds to full 10-division display deflection.
- Z-Axis Input: BNC input with a 5K-ohm impedance allows external modulation of CRT trace intensity. Approximately +2V blanks normal-intensity trace; negative voltage increases trace intensity. Maximum input voltage ±20 Vdc.
- NORMALIZER INTER-CONN (180TR/182T): Provides connections for HP 8750A Storage Normalizer.

APPENDIX D CONTROL FUNCTIONS

This appendix identifies and briefly describes the controls used to operate the economy spectrum analyzers and the HE 853A Spectrum Analyzer Display mainframe. For detailed information on the functional capabili-

ties and limitations of individual controls in particular measurement operations, refer to the appropriate paragraphs in Chapters I through 4.

IP 853A SPECTRUM ANALYZER DISPLAY

FRONT PANEL FEATURES

 TRACE A, B: Selects CRT display mode for each of two independent digital trace memories.

> CLEAR WRITE: Continuously updates trace memory with current input signal data and displays trace memory contents on CRT.

MAX HOLD: Updates trace memory with maximom input signal data and displays trace memory contents on CRT.

STORE VIEW: Current trace memory contents are preserved and displayed on CRT.

STORE BLANK; Current trace memory contents are preserved without being displayed on CRT.

ANALOG DISPLAY: CRT display switches to conventional analog display of current input signal when both STORE BLANK push buttons are pressed.

DGTL AVG: Activates digital filtering algorithm that averages trace data over successive sweeps. Digital averaging should be restarted after any change in spectrum analyzer control settings.

INPUT—B+A: Subtracts contents of trace B memory point-by-point from current input signal data and stores result (normalized input signal data) in trace A memory. Reference line is factory-preset at center horizontal CRT graticule line; normalized trace appears at reference line when input signal data is identical to stored trace B. Reference line indicates 0 dB for relative amplitude measurements.

PLOT GRAT/HPJB CLEAR: Initiates sequence of plotter commands over HPJB to plot CRT graticule lines (and remotely-programmed annotation). Press push button again to abort active plot. HPJB plotter must be set to listen-only mode.

To recover from illegal HP-IB commands (SYNTAX ERR) and to reset display state, press push button

for at least 3 seconds to perform HP-IB CLEAR. Instrument returns to LOCAL and discontinues any HP-IB operation in progress.

Activate digital test routines by pressing PLOT GRAT push button while switching LINE power ON. Push button then selects desired test routine. Press both PLOT GRAT and PLOT TRACE push buttons to revert to normal display state.

- PLOT TRACE: Initiates sequence of plotter commands over 1P-IB to plot displayed CRT trace(s).
 Press push button again to abort active plot. HP-IB plotter must be set to listen-only mode.
- LINE: AC line switch, Switches instrument primary power ON and OFF.
- INTENSITY: Adjusts brightness of CRT trace(s) and annotation characters.
- SCALE: Adjusts CRT background illumination, SCALE control is disabled in ANALOG DISPLAY mode.
- Y POSN: Adjusts vertical position of CRT trace, Use Y POSN with reference pattern in digital test routine #4 to align digital trace memory coordinates with corresponding CRT graticule lines.
- 10. X FOSN: Adjusts horizontal position of CRT trace. Use X POSN with reference pattern in digital test routine #4 to align digital trace memory coordinates with corresponding CRT graticule lines.
- 11. TRACE ALIGN: Rotates trace about center of CRT.....
- 12. FOCUS: Adjusts sharpness of CRT trace.
- 13. CRT Annotation: Indicates display control settings.

REAR PANEL FEATURES

14. Line Power Receptacle: Three-conductor male receptacle for connecting ac power cable. Power plug retaining brackut, included with standard instrument, can be installed to prevent power cable disconnection when instrument is in transit. Power cable coils on special rear feet when not in use.

- FUSE: Spring-loaded holder for curtridge-type primary power fuse.
- SELECTOR (VOLTS): Adapts primary power transformer configuration to voltage of ac primary power source.
- ADDRESS: Switch settings determine address of instrument to be used for communications via HP4B. Address is set as sum of the switches, where A5=16, A4=8, A3=4, A2=2, and A1=1.
- HORIZ (SWEEP) OUTPUT: BNC jack is a sweep output or sweep input, depending on the position of SWEEP switch on Interface Assembly A9, SWEEP switch on assembly A9 is factory set for sweep output (INT).

As a BNC output, HORIZ (SWEEP) OUTPUT provides horizontal sweep voltage from a 5K-ohm output impedance, The -5V to +5V output range corresponds to a full 10-division CRT horizontal deflection.

As a BNC input with a 20K-ohm input impedance, HORIZ (SWEEP) OUTPUT allows the CRT display to be swept by a -5V to +5V external horizontal sweep signal (approximately 30V/sec. maximum sweep rate for digital display mode).

- VERTICAL (VIDEO) OUTPUT: BNC output provides detected video signal from a 50-ohm output impedance, Typical 0-800 mV output range corresponds to full 8-division CRT vertical deflection.
- BLANK (PENLIFT) OUTPUT: BNC output provides a +15V penlit/blanking signal from a 10K-ohm output impedance when CRT trace is blanked. Otherwise, output is low at 0V (low inpedance, 150 mA max.) for an unblanked trace.
- 21. 21.4 MHz IF OUTPUT: BNC output provides 21.4 MHz IF signal (linearly related to spectrum RF input) from a 50-ohm output impedance. Spectrum analyzer RESOLUTION BW setting controls the output bandwidth. Spectrum unalyzer INPUT ATTEN, REFERENCE LEVEL FINE, and the first six REFERENCE LEVEL positions control the output amplitude. Output level is approximately -10 dBm into 50 ohms with a signal displayed at Reference Level.
- HP-IB Connector: Hewlett-Packard Interface Bus connection allows remote instrument operation and direct digital plotting of CRT display,




Figure 3-1. HP 853A Front Panel




Figure 3-2, HP 853A Rear Panel

ECONOMY SPECTRUM ANALYZER PLUG-INS

FRONT PANEL FEATURES

- FREQUENCY GHz (HP 8559A): Displays spectrum analyzer center frequency.
- START-CENTER (HP 8558B, 8557A): Selects mode of FREQUENCY MHz (3) readout.
- FREQUENCY MHz (HP 8558B, 8557A): Displays spectrum analyzer start or center frequency.
- 4. FREQ CAL (HP 8559A); Adjusts FREQUENCY GHz
 (1) readout for calibration on 35 MHz CAL OUTPUT signal.
- TUNING: Adjusts spectrum analyzer start or center frequency. Coarse tuning is provided by large knob; smaller knob provides FINE tuning.
- FREQUENCY BAND GHz (HP 8559A): Selects callbrated frequency band. Shifts FREQUENCY GHz (1) readout and adjusts CRT frequency and amplitude culibration for proper display of in-band signals.
- ALT IF (IP 8559A): Shifts first IF 15 MHz to eliminate baseline lift caused by input signals at approximately 3.0075 GHz.
- SIG IDENT (HP 8559A): Identifies correct FRE-QUENCY BAND GHz (6) for unknown signal. Shifts IF and lowers displayed signals on alternate spectrum analyzer sweeps. Correct response is I MHz shift to left.
- VFRTICAL POSN: Adjusts vertical position of CRT trace.
- VERTICAL GAIN: Adjusts deflection circuit gain for amplitude scale calibration of CRT display.
- FREQUENCY CAL (HP 8558B): Removes tuning hysteresis from first LO (YIG oscillator), FRE-QUENCY CAL should be pressed before calibration and whenever TUNING (5) is changed by more than SOME.

- 12. FREQUENCY ZERO (HP 8558B, 8557A): Adjusts
 FREQUENCY MHz (3) readout for calibration on
 LO feedthrough (0 Hz)
- 13. BASELINE CLIPPER: Prevents CRT blooming in variable persistence, storage display mainframes, (such us the HP 181T/TR) by blanking the lower portion of the CRT display. When it is operating in its digital display mode, the HP 853A Spectrum Analyzer Display does not respond to this control.
- 14. VIDEO FILTER: Post-detection low-pass filter smooths CRT trace by averaging random noise. The MAX (detent) position selects 1.5 Hz bandwidth for maximum noise averaging and noise level measurements. The VIDEO FILTER bandwidth is scaled by resolution bandwidth (23) setting. The MAX VIDEO FILTER should not be used for CW signal analysis.
- 15. SWEEP Indicator: Remains lit during each sweep,
- 16. SWEEP TRIGGER: Selects sweep trigger mode,

VIDEO: Sweep triggered on internal postdetection video waveform. One-half major division of vertical deflection (noise, AM signal, etc.) is required to trigger sweep. VIDEO is normally used with 0 (zero) frequency span for time-domain analysis.

LINE: Sweep triggered at ac line frequency,

FREE RUN: End of each sweep triggers new

SINGLE: Single sweep triggered or reset by turning SWEEP TRIGGER clockwise momentarily

- 17. Ist LO OUTPUT (HP 8558B): 50-ohm BNC output provides 2.05-3.55 GHz first LO signal at approximately +10 dBm. Terminate 1st LO OUTPUT with 50-ohm load when not in use.
- INPUT 50Ω: Precision type N (female) or BNC (female) signal input connector with 50-ohm input impedance.
 Options 001 and 002: INPUT 75Ω-75-ohm BNC

(female) signal input connector.

CAUTION

50-ohm BNC connectors might cause damage if used directly with Option 001 and 002 75-ohm BNC INPUT and CAL OUTPUT connectors.

- SWEEP TIME/DIV: Selects time required to sweep one major horizontal division on CRT.
 - AUTO: Automatically selects fastest allowable sweep time as a function of FREQ SPAN/DIV (22), RESOLUTION BW (23), and VIDEO FILTER (14) settings to maintain display amplitude calibration. AUTO operation retained with FREQ SPAN/DIV and RESOLUTION BW controls uncoupled.

TIME/DIV: Selects calibrated sweep time.
TIME/DIV is used primarily with 0 (Zéro) frequency span for time-domain analysis of modulation waveforms. Display amplitude calibration not guaranteed for other frequency spans.

MAN: Enables manual frequency scan using MAN SWEEP knob.

- PROBE POWER (HP 8558B, 8557A): Provides power for high-impedance active probes, such as the HP 1121A. (See Operation and Service Manual for details regarding use with Options 001 and 002.)
- REF LEVEL CAL: Adjusts spectrum analyzer RF; gain to calibrate top CRT graticule line for absolute amplitude measurements.
- FREQ SPAN/DIV: Selects CRT horizontal axis frequency calibration.

MHz/I

kHz/DIV: Selects desired frequency span. Alignment of OPTIMUM markings (><) selects uptimum resolution bandwldth (23).

0 (Zero Span): Spectrum analyzer operates as a manually-tuned receiver, at frequency indicated by FREQUENCY GHz or FREQUENCY MHz readout, for time-domain display of signal modulation. F (Full Band-HP 8559A): Spectrum analyzer sweeps entire selected frequency band. FRE-QUENCY GHz (1) readout corresponds to location of tuning market displayed on CRT.

F. (Full Span-HP 8557A): Spectrum unalyzer sweeps entire frequency range: FREQUENCY MHz (3) readout corresponds to location of tuning marker displayed on CRT.

- 23. RESOLUTION BW: Selects spectrum analyzer 3-dB bundwidth. Alignment of OPTIMUM markings (> <) subtomatically selects optimum resolution bandwidth for any frequency span. When pushed in, RESOLUTION BW couples mechanically with FREQ SPAN/DIV (22).</p>
- 24. CAL OUTPUT: BNC (female) output provides calibration signal from 50-ohm output impedance. Options 001 and 002: 75-ohm output impedance.

CAUTION

50-ohm BNC connectors might cause damage if used directly with Option 001 and 002.75 ohm BNC INPUT and CAL OUTPUT connectors.

- 10 dB/DIV-1 dB/DIV-LIN (Amplitude Scale): Selects CRT vertical axis amplitude calibration (logarithmic or linear scale). Reference Level remains constant at top CRT graticule line.
- 26. REFERENCE LEVEL: Adjusts power level (in dBm or dBmV) represented by top CRT graticule line. Large outer knob adjusts REFERENCE LEVEL in calibrated 10-dB steps; FINE vernier provides 12 dB of continuous adjustment.
- INPUT ATTEN: Selects desired RF input attenuation, indicated by blue numbers (push and turn).

REAR PANEL FEATURES

- P1 Connector: Connects spectrum analyzer plug-in to display mainframe.
- HORIZ GAIN: Allows ±1/2 major division of horizontal gain adjustment to calibrate spectrum analyzer plug-in with HP 180-Series display mainframe.




Figure 3-3. HP 8559A Front Panel




Figure 3-5, HP 8557A Front Panel




Figure 3-4, HP 8558B Front Panel




Figure 3-6, Economy Spectrum Analyzer Plug-In Rear Panel

PERFORMANCE CHECK

ADJUSTMENTS

SECTION IV PERFORMANCE TESTS

4-1. INTRODUCTION

4-2. The HP Model 853A Spectrum Analyzer Display has no specified performance limits itself; its electrical performance is dependent on the operating parameters of the plug-in spectrum analyzer installed in it. For this reason no performance tests are included in this Operation and Service Manual. All tests

required to check the performance of a particular plug-in in combination with the HP 853A Display are provided in the Operation and Service Manual supplied with the plug-in.

4-3. If you merely want to make sure the HP 853A is operating, do the Operation Verification procedure provided in Section II of this manual.

SECTION V ADJUSTMENTS

5-1. INTRODUCTION

- 5-2. This section describes the adjustments used to restore the HP 853A to its peak operating condition after a repair, or to compensate for changes resulting from component aging. Illustrations showing the appropriate tes, setups are included in the adjustment procedures. Table 5-1 lists all the adjustments by adjustment name, adjustment reference designator, and by the paragraph number of the adjustment procedure. Included in the table is a brief description of the purpose of the adjustment.
- 5-3. Data taken during an adjustment should be recorded in the spaces provided in the procedure. Comparison of initial data with data taken during later adjustments is useful for preventative maintenance and troubleshooting.

WARNING

When the covers of the instrument are removed, terminals are exposed that have voltages capable of causing death. The adjustments in this section should, therefore, be performed only by a skilled person who knows the hazard involved.

NOTE

Before performing any adjustments, allow one-half hour warm-up time.

5-4. EQUIPMENT REQUIRED

5-5. Test equipment and accessories required for the adjustment procedures are listed in Table 1-3. If the listed equipment is not available, substitute equipment may be used provided it meets the minimum specifications given in the table.

5-6. Adjustment Tools

5-7. For adjustments that require a non-metallic tuning tool, use fiber tuning tool, HP Part Number 8710-0033 (check digit 4). When a non-metallic tuning tool is not required, you may use an ordinary small, flat-bladed screwdriver or other suitable tool. Regardless of the tool used, do not try to force any adjustment control. Slug-tuning inductors and variable capacitors especially, are easily damaged by excessive force.

5-8. RELATED ADJUSTMENTS

5-9. Related adjustments are those adjustments made with controls that are to some extent interdependent. This interdependency means that when you make a repair in a circuit affected by one of these controls, you must do the adjustment procedures prescribed for all the controls related to the one in the repaired circuit. Related adjustments are listed by their respective groups in Table 5-2.

5-10. FACTORY SELECTED COMPONENTS

5-11. Table 5-3 is a list of factory selected components used in the HP 853A. The components are listed by reference designator, related adjustment paragraph, and by basis of selection. Factory selected components are identified by an asterisk (*) in the schematic diagrams in Section VIII and in the Replaceable Parts lists in Section VI. Part numbers for standard values of selected components are listed in Table 5-4.

Table 5-1. Internal Adjustable Components (1 of 2)

Reference Designator	Adjustment Name	Adjustment Paragraph	Purpose
A3R20	+15V	5-12	Adjusts Display Power Supply +15 volts output.
A3R21	-15V	5-12	Adjusts Display Power Supply -15 volts output.
A3R28	+5.05V	5-12	Adjusts Display Power Supply +5.05 volts output.
A3R30	ASTIG	5-16	Adjusts roundness of spot on CRT
A3R31	PATTERN	5-16	Corrects for curvature in CRT trace.
A4R4	HV	5-13	Adjusts level of output from High Voltage Power Supply to CRT.
A4R18	INTEN LIM	5-13	Sets maximum CRT trace intensity.
A4R29	FOCUS LIMIT	5-16	Sets range of front-panel FOCUS control.
A5R1	MAX OFF(set)	5-15	Adjusts offset of maximum peak detector output to ADC.
A5R25	MIN OFF(set)	5-15	Adjusts offset of minimum peak detector output to ADC.
A5R50	SWP OFF(set)	5-15	Adjusts offset of horizontal sweep for use by ADC.
A5R52	SWP GAIN	5-15	Adjusts gain of horizontal sweep for use by ADC.
A5R5B	ADC OFF(sat)	5-15	Adjusts offset of output from Track and Hold amplifier.
A5R71	ADC GAIN	5-15	Adjusts gain of Track and Hold output amplifier.
A5R81	DGTL X GAIN	5-15	Adjusts output level of output from Digital X Generator,
A5R92	DGTL X OFF(set)	5-15	Adjusts output offset voltage of Digital X Generator,
A5R97	STRK GAIN	5-15	Adjusts overall gain of Digital Y Generator.
A5R99	YFB	5-15	Adjusts magnitude of feedback current in Digital Y Generator.
A5R104	INTEN EQ	5-15	Adjusts relative intensity of short and long CRT strokes,
A6C61	HF TRIM	5-16	Compensates for high-frequency response of Control Gate Amplifier.
A6R2	DGTL Y OFF(set)	5-15	Adjusts digital vertical offset relative to CRT graticule.
A6R4	DGTL Y GAIN	5-15	Adjusts digital vertical gain relative to CRT graticule.
- A6R20	X GAIN	5-17	Adjusts guin of X Axis Amplifier.

Table 5-1. Internal Adjustable Components (2 of 2)

Reference Designator	Adjustment Name	Adjustment Paragraph	Purpose
A6R30	Y GAIN	5-17	Adjusts gain of Y Axis Amplifier.
A6R124	INTEN GAIN	5-16	Adjusts the gain of the Voltage to Current Converter for a maximum +70V at output of Control Gate Amphilier.
A6R135	DYN FOCUS	5-16	Adjusts amount of intensity dynamic focus correction of CRT display.
A6R151	HF GAIN	5-16	Adjusts high frequency response of Control Gate Amplifier.
A6R153	MIN INTEN	5-13 5-16	Adjusts minimum voltage in Control Gate Amplifier to set minimum CRT trace intensity,
A8R13	+15.05V	5-12	Adjusts +15.05 volts output of Plug-In Power Supply Assembly.
A8R17	-12.65V	5-12	Adjusts12.65 volts output of Flug-In Power Supply Assembly.
·. ·			
9			

Table 5-2. Related Adjustments

Table	2 5-2. Related Adjustments	
Assembly Replaced or Repaired	Perform the Following Related Adjustments	Paragraph Number
Al Front Panel Assembly	None	
AIAI Display Control Assembly	None	
A2 Display Adjust Assembly	Front Panel Adjustments	Sect. III. Chup, I
A3 Display Power Supply Assembly	Low-Voltage Power Supply Adjustments Digital Storage Adjustments Z Axis Adjustments Analog Deflection Adjustments	5-12 5-15 5-16 5-17
A4 High-Voltuge Power Supply Assembly	High-Voltage Power Supply Adjustments Z Axis Adjustment	5-13 5-16
A5 Data Converter Assembly	Digital Storage Adjustments Analog Deflection Adjustments	5-15 5-17
A6 XYZ Amplifter Assembly	Digitul Storage Adjustments Z Axis Adjustments Analog Deflection Adjustments	5-15 5-16 5-17
A7 Processor Assembly	None	
A8 Plug-In Power Supply Assembly	Low-Voltage Power Supply Adjustments	5-12
A9 Interface Assembly	None	
A10 HP-IB Interconnect Assembly	None	
All Primury Switching Assembly	None	
A12 Motherbourd	None	
A13 Fan Module Assembly	None	
T1 Transformer Assembly	None	•
U1 High-Voltage Multiplier Assembly	High-Voltage Power Supply Adjustments	5-13
VI Cathode Ray Tube	High-Voltage Power Supply Adjustments Digital Storage Adjustments Z Axis Adjustments Analog Deflection Adjustments	5-13 5-15 5-16 5-17

Reference Designator	Basis for Selection							
A6R19	Selected in conjunction with A6R21 to center Y POSN adjustment.							
A6R21	Selected in conjunction with A6R19 to center Y POSN adjustment.							
A6R29	Selected to shift adjustment range of A6R30 Y GAIN.							
A6R34	Selected in conjunction with A6R41 to center X POSN adjustment.							
A6R4I	Selected in conjunction with A6R34 to center X POSN adjustment.							
A6R50	Selected to shift adjustment range of A6R20 X GAIN.							
e e								
e e e e e e e e e e e e e e e e e e e								

Table 5-4, HP Part Numbers of Standard Value Replacement Components (1 of 3)

CAPACITORS

RANGE: 1 to 24 pF TYPE: Tubular

TOLERANCE:

1 to 9.1 pF = ±.25 pF

10 to 24 pF = ±5%



RANGE: 27 to 680 pF

TYPE: Dipped Mica
TOLERANCE: ±5%




(pF)	HP Part Number	C	Value (pF)	HP Part Number	C
1.0	0160-2236	8	27	016D-2306	3
1.2	0160-2237	ŋ	30	0160-2199	2
1.5	0150-0091	18	33	0160-2150	5
1.8	0160-2239		36	0160-2308	5
2.0	0160-2240	4	39	0140-0190	7
		. . .	43	0160-2200	6
2.2	0160-2241	5	47	0160-2307	4
2.4	0160-2242	6	51	0160-2201	7
2.7	0160-2243	7	56	0140-0191	8
3.0	0160-2244	8	62	0140-0205	5
3.3	0150-0059	8	68	0140-0192	9
3.6	0160-2246	ا ہ ا	75	0160-2202	8
3.9	0160-2247	∍lĭl	· 82	0140 0193	ŏ
4.3	0160-2247	2	91	0160-2203	وا
4.7	0160-2249	3	001	0160-2204	0
5.1		,	,		1 "
2.1	0160-2250	6	110	0140-0194	1 1
		_	120	0160-2205	1
5.6	0160-2251	7	130	0140-0195	2
6.2	0160-2252	8	150	0140-0196	3 2
6,8	0160-2253	9	160	0160-2206	2
7.5	0160-2254	0			ŀ
8.2	0160-2255	1 1	180	0140-0197	4
,		ļ	200	0140-0198	S
9.1	0160-2256	2	220	0160-0134	1
0.01	0160-2257	3	240	0140-0199	6
11.0	0160-2258	. 4	270	0140-0210	2
12.0	0160-2259	T 5		0140 2207	١,
13.0	0160-2260	8	300	0160-2207 0160-2208	3
	0.00 2200	"	330	0160-2208	4
15.0	0160-2261	ا و ا	360	0140-0200	0
16.0	0160-2262	0	390 430	0160-0939	4
18.0	0160-2263	ĭ	430	0100-0227	"
20.0	0160-2264	1	470	0160-3533	l a
20.0	0160-2265	3	510	0160-3534	l i
22.0	U10142203	'	560	0160-3535	2
,,,	0140 3744	1.1	620	0160-3536	1 3
24.0	016D-2266	4	680	0160-3537	4

Table 5-4. HP Part Numbers of Standard Value Replacement Components (2 of 3)

RESISTORS

RANGE: 10 to 464K Ohms TYPE: Fixed-Film WATTAGE: .125 at 125°C TOLERANCE: ±1.0%




11.0 0757-0378 12.1 0757-0378 12.1 0757-0378 13.3 0698-3421 14.7 0698-3422 17.8 0757-0294 19.6 0698-3432 21.5 0698-3432 23.7 0698-3433 26.1 0698-3433 28.7 0698-3433 31.6 0757-0180 34.8 0698-3433 42.2 0757-0316 46.4 0698-4037 51.1 0757-0394 56.2 0757-0394 56.2 0757-0394 56.2 0757-0399 90.0 0757-0400 100 0757-0401 110 0757-0401 110 0757-0401 110 0757-0401 110 0757-0401 1110 0757-0402 121 0757-0403 133 0698-3437 147 0698-3438 162 0757-0403 178 0698-3439 196 0698-3441 237 0698-3441 237 0698-3443 261 0698-3444 215 0698-3444 215 0698-3444	HP Part Number D (52) HP Part Number								3	Value (Ω)	HP Part Number	
11.0 0757-0378 12.1 0757-0378 12.1 0757-0379 13.3 0698.3427 14.7 0698.3428 17.8 0757-0294 19.6 0698.3429 21.5 0698.3432 23.7 0698.3433 26.1 0698.3433 31.6 0757-0180 34.8 0698.3433 42.2 0757-0180 46.4 0698.4037 55.1 0757-0394 56.2 0757-0394 56.2 0757-0396 68.1 0757-0396 68.1 0757-0396 68.1 0757-0399 00 0757-0400 100 0757-0400 110 0757-0400 110 0757-0400 110 0757-0400 121 0757-0400 133 0698.3437 147 0698.3438 162 0757-0403 178 0698.3439 196 0698.3439 196 0698.3444 237 0698.3444 237 0698.3444 237 0698.3444 245 0698.3444 2661 0698.3444 2661 0698.3444 2661 0698.3444	0757-0346	2	464	0698-0082	7.	21.5K	0757-0199	. :				
12.1 0757-0379 13.3 0698-3427 14.7 0698-3421 16.2 0757-0382 17.8 0757-0294 19.6 0698-3432 21.5 0698-3432 28.7 0698-3433 28.7 0698-3433 31.6 0757-0180 34.8 0698-3433 38.3 0698-3433 38.3 0698-3433 42.2 0757-0316 46.4 0698-4037 51.1 0757-0394 56.2 0757-0399 61.9 0757-0276 68.1 0757-0399 90.0 0757-0400 100 0757-0401 100 0757-0401 100 0757-0401 110 0757-0402 121 0757-0403 133 0698-3437 147 0698-3438 162 0757-0403 178 0698-3439 196 0698-3440 215 0698-3441 237 0698-3443 160 0698-34441 237 0698-3443 161 0698-34443 316 0698-34443		0	511	0757-0416	7	23.7K	0698-3158	، ا				
13.3		1	562	0757-0417	8	26.1K	0698-3159	:				
14.7	0698-3427	0	619	0757-0418	9	28.7K	0698-3449	(
16.2 0757-0382 17.8 0757-0294 19.6 0698-3432 23.7 0698-3433 28.7 0698-3433 31.6 0757-0180 34.8 0698-3433 38.3 0698-3433 42.2 0757-0396 46.4 0698-3433 51.1 0757-0394 68.1 0757-0396 68.1 0757-0396 68.1 0757-0396 68.1 0757-0396 68.1 0757-0396 68.1 0757-0397 75.0 0757-0398 82.5 0757-0400 100 0757-0400 110 0757-0400 110 0757-0400 110 0757-0400 110 0757-0400 110 0757-0400 110 0757-0402 121 0757-0403 133 0698-3437 147 0698-3438 162 0757-0403 178 0698-3440 215 0698-3441 237 0698-3441 237 0698-3443 261 0698-3443	0698-3428	1	681	0757-0419	0	31.6K	0698-3160	.8				
17.8	0757-0382	6	750	0757-0420	3	34.8K	0757-0123	;				
19.6 0698.3429 21.5 0698.3432 23.7 0698.3433 26.1 0698.3433 31.6 0757.0180 34.8 0698.3433 38.3 0698.3434 42.2 0757.0316 46.4 0698.4037 51.1 0757.0394 56.2 0757.0396 61.9 0757.0376 68.1 0757.0398 82.5 0757.0398 82.5 0757.0399 90.0 0757.0400 100 0757.0401 100 0757.0401 110 0757.0402 121 0757.0403 133 0698.3433 147 0698.3438 162 0757.0403 178 0698.3439 196 0698.3439 196 0698.3439 196 0698.3431 179 0698.3431 179 0698.3431 179 0698.3433 179 0698.3433 179 0698.3433		9	825	0757-0421	4	38.3K	0698-3161					
21.5 0698.3430 23.7 0698.3431 26.1 0698.3433 28.7 0698.3433 31.6 0757.0180 34.8 0698.3433 34.3 0698.3435 42.2 0757.0316 46.4 0698.4037 51.1 0757.0394 56.2 0757.0395 61.9 0757.0276 68.1 0757.0398 82.5 0757.0398 82.5 0757.0399 90.0 0757.0400 100 0757.0401 110 0757.0402 121 0757.0403 133 0698.3437 147 0698.3438 162 0757.0403 178 0698.3439 196 0698.3439 196 0698.3439 196 0698.3440 215 0698.3441 237 0698.3443 261 0698.3443 261 0698.3443		2	909	0757-0422	5	42.2K	0698-3450	1				
23.7 0698-3431 26.1 0698-3432 28.7 0698-3433 31.6 0757-0180 34.8 0698-3433 38.3 0698-3433 42.2 0757-0394 46.4 0698-303 56.2 0757-0395 61.9 0757-0276 68.1 0757-0398 82.5 0757-0398 82.5 0757-0398 82.5 0757-0400 100 0757-0400 110 0757-0400 121 0757-0400 133 0698-3433 147 0698-3439 147 0698-3439 156 0698-3440 215 0698-3440 215 0698-3441 237 0698-3443 261 0698-3443 261 0698-3443		-5	1.0K	0757-0280	3	46,4K	0698-3162	(
26.1 0698-3432 28.7 0698-3433 31.6 0757-0180 34.8 0698-3434 38.3 0698-3434 42.2 0757-0316 46.4 0698-4037 51.1 0757-0396 68.1 0757-0397 75.0 0757-0397 75.0 0757-0399 90.0 0757-0400 100 0757-0400 110 0757-0400 110 0757-0400 110 0757-0400 110 0757-0400 110 0757-0400 121 0757-0403 133 0698-3437 147 0698-3439 162 0757-0403 178 0698-3440 178 0698-3440 178 0698-3440 178 0698-3440 178 0698-3440 178 0698-3441 178 0698-3441 178 0698-3443 178 0698-3440 178 0698-3440 178 0698-3440 178 0698-3440 178 0698-3440 178 0698-3440 178 0698-3440		6	1.1K	0757-0424	7	51.1K	0757-0458					
28.7 0698-3433 31.6 0757-0180 34.8 0698-3433 38.3 0698-3433 42.2 0757-0316 46.4 0698-4037 51.1 0757-0394 56.2 0757-0395 61.9 0757-0376 68.1 0757-0399 90.0 0757-0400 100 0757-0400 110 0757-0400 121 0757-0400 133 0698-3437 147 0698-3438 162 0757-0402 178 0698-3439 196 0698-3441 237 0698-3441 237 0698-3443 261 0698-3443 261 0698-3443 261 0698-3443		7	J.21K	0757-0274	5	56.2K	0757-0459					
31.6 0757-0180 34.8 0698-3434 38.3 0698-3435 42.2 0757-0316 46.4 0698-4037 51.1 0757-0394 56.2 0757-0395 61.9 0757-0276 68.1 0757-0398 82.5 0757-0399 90.0 0757-0400 100 0757-0401 110 0757-0402 121 0757-0402 133 0698-3437 147 0698-3438 162 0757-0402 178 0698-3440 215 0698-3441 237 0698-3442 261 0698-3443 287 0698-3443		8	1.33K	0757-0317	7	61.9K	0757-0460	.				
34.8 0698.3434 38.3 0698.3435 42.2 0757.0316 46.4 0698.4037 56.2 0757.0395 61.9 0757.0276 68.1 0757.0397 75.0 0757.0398 82.5 0757.0398 82.5 0757.0398 82.5 0757.0400 100 0757.0401 110 0757.0401 121 0757.0403 133 0698.3437 147 0698.3438 162 0757.0403 178 0698.3439 196 0698.3439 196 0698.3439 196 0698.3439 196 0698.3431 196 0698.3439 196 0698.3439 196 0698.3431 197 0698.3431 198 0698.3431 198 0698.3431 199 0698.3431 199 0698.3431 196 0698.3431 197 0698.3431 198 0698.3431		2	1.47K	0757-1094	0	68.1K	0757-0461	l				
38.3 0698.3435 42.2 0757.0316 46.4 0698.4037 51.1 0757.0394 56.2 0757.0395 61.9 0757.0276 68.1 0757.0398 82.5 0757.0398 82.5 0757.0399 90.0 0757.0400 100 0757.0401 110 0757.0401 121 0757.0403 133 0698.3437 147 0698.3438 162 0757.0403 178 0698.3439 196 0698.3439 196 0698.3440 215 0698.3440 215 0698.3441 237 0698.3443 261 0698.3443 261 0698.3443		9	1.62K	0757-0428	1	75.0K	0757-0462	l				
42.2 0757.0316 46.4 0698.4037 51.1 0757.0304 56.2 0757.0305 61.9 0757.0276 68.1 0757.0398 82.5 0757.0399 90.0 0757.0401 110 0757.0401 121 0757.0402 121 0757.0403 133 0698.3437 147 0698.3438 162 0757.0403 178 0698.3439 196 0698.3441 237 0698.3441 237 0698.3443 261 0698.3443 261 0698.3443		0	1.78K	0757-0278	9	82.5K	0757-0463					
46.4 0698.4037 51.1 0757.0394 56.2 0757.0395 61.9 0757.0376 61.1 0757.0397 75.0 0757.0398 82.5 0757.0399 90.0 0757.0400 1100 0757.0401 110 0757.0402 121 0757.0403 133 0698.3437 147 0698.3438 162 0757.0403 178 0698.3439 196 0698.3441 237 0698.3441 237 0698.3443 2361 0698.3443 237 0698.3443 237 0698.3443 237 0698.3443		6	1.96K	0698-0083	8	90.9K	0757-0464					
51.1 0757-0394 56.2 0757-0395 61.9 0757-0276 68.1 0757-0397 75.0 0757-0398 82.5 0757-0399 90.0 0757-0400 100 0757-0401 110 0757-0402 121 0757-0403 133 0698-3437 147 0698-3438 162 0757-0403 178 0698-3439 196 0698-3440 215 0698-3441 237 0698-3442 261 0698-3443 287 0698-3444		l o	2.15K	0698-0084	9	100K	0757-0465	ļ. '				
56.2 0757-0395 61.9 0757-0276 68.1 0757-0397 75.0 0757-0398 82.5 0757-0399 90.0 0757-0400 100 0757-0401 110 0757-0401 121 0757-0403 133 0698.3437 147 0698.3438 162 0757-0403 178 0698.3439 196 0698.3440 215 0698.3440 215 0698.3441 237 0698.3443 261 0698.3443 261 0698.3443		١٠	2.37K	0698-3150	6	110K	0757-0466					
61,9 0757.0276 68,1 0757.0397 75,0 0757.0398 82,5 0757.0398 82,5 0757.0400 100 0757.0401 110 0757.0402 121 0757.0403 133 0698.3437 147 0698.3438 196 0698.3439 196 0698.3441 215 0698.3441 237 0698.3441 237 0698.3443 261 0698.3443 316 0698.3444		i t	2.61K	0698-0085	l ŏ l	121K	0757-0467					
68.1 0757-0397 75.0 0757-0398 82.5 0757-0399 90.0 0757-0401 100 0757-0401 110 0757-0401 133 0698-3437 147 0698-3438 162 0757-0405 178 0698-3440 215 0698-3441 237 0698-3442 237 0698-3443 261 0698-3443 267 0698-3443		7	2.87K	0698-3151	7	133K	0698-3451					
75.0 0757.0398 82.5 0757.0399 90.0 0757.0400 100 0757.0401 110 0757.0401 133 0698.3437 147 0698.3438 162 0757.0402 178 0698.3439 196 0698.3439 196 0698.3441 237 0698.3441 237 0698.3441 237 0698.3443 316 0698.3444		3	3.16K	0757-0279	اما	147K	0698-3452					
82.5 (757-0399 90.0 (757-0400 100 (757-0401 110 (757-0402 121 (757-0403 133 (757-0403 134 (757-0403 147 (757-0403 147 (757-0403 158 (757-0403 162 (757-0403 162 (757-0403 164 (757-0403 165 (757-0403 166 (757-0403 167 (757-0403		4	3.48K	0698-3152	В	162K	0757-0470					
90.0 0757-0400 100 0757-0401 110 0757-0401 121 0757-0403 133 0698-3438 162 0757-0405 178 0698-3439 196 0698-3440 215 0698-3441 237 0698-3442 261 0698-3142 287 0698-3444 166 0698-344 166 069		5	3.83K	0698-3153	9	178K	0698-3243	١.				
100 0757-0401 110 0757-0402 121 0757-0403 133 0698-3437 147 0698-3438 162 0757-0405 178 0698-3439 196 0698-3442 215 0698-3442 237 0698-3442 261 0698-3432 287 0698-3443 316 0698-3444		ŋ	4.22K	0698-3154	0	196K	0698-3453					
110 0757-0402 121 0757-0403 133 0698-3437 147 0698-3438 162 0757-0405 178 0698-3439 196 0698-3440 215 0698-3441 237 0698-3442 261 0698-3132 267 0698-3443 316 0698-3444		Ö	4.64K	0698-3155	ijĬ	215K	0698-3454					
.21 0757.0403 133 0698.3437 147 0698.3438 162 0757.0405 178 0698.3439 196 0698.3449 215 0698.3441 237 0698.3442 261 0698.3132 261 0698.3443 316 0698.3444		l i	5.11K	0757-0438	3	237K	0698-3266					
133 0698.3437 147 0698.3438 162 0757-0405 178 0698.3439 196 0698.3440 215 0698.3441 237 0698.3442 261 0698.3132 287 0698.3443 316 0698.3444		2	5.62K	0757-0200	.7	261K	0698-3455					
147 0698.3438 162 0757.0405 178 0698.3439 196 0698.3440 215 0698.3442 237 0698.3442 261 0698.3432 287 0698.3443 316 0698.3444		2	6.19K	0757-0290	5	287K	0698-3456					
162 0757-0405 178 0698-3439 196 0698-3441 215 0698-3442 237 0698-3442 261 0698-3132 287 0698-3443 316 0698-3444		3	6.81K	0757-0439	4	316K	0698-3457					
178 0698.3439 196 0698.3440 215 0698.3441 237 0698.3442 261 0698.3132 287 0698.3443 316 0698.3444		4	7,50K	0757-0440	7	348K	0698-3458					
196 0698-3440 215 0698-3441 237 0698-3442 261 0698-3132 287 0698-3443 316 0698-3444		4	8,25K	0757-0441	8	383K	0698-3459					
215 0698-3441 237 0698-3442 261 0698-3132 287 0698-3443 316 0698-3444		7	9,09K	0757-0288	ĭ	422K	0698-346D					
237 0698-3442 261 0698-3132 287 0698-3443 316 0698-3444		8	10.0K	0757-0442		464K	0698-3260					
261 0698-3132 287 0698-3443 316 0698-3444		9	11.0K	0757-0443	0	4046	4020-3400					
287 0698-3443 316 0698-3444		4	12.1K	0757-0444	ĭ		i i					
316 0698-3444		7	13.3K	0757-0289	2	j						
		ľil	14.7K	0698-3156	2	- }	•					
249 . ACDO 3445		;	16.2K	0757-0447	4	`						
348 0698-3445 383 0698-3446		3	17.8K	0698-3136	8	.						
383 0698-3446 422 0698-3447		4	19.6K	0698-3157	3	ļ						

Table 5-4. HP Part Numbers of Standard Value Replacement Components (3 of 3)

RESISTORS

RANGE: 10 to 1.47M Ohms TYPE: Fixed Film WATTAGE: 5 at 125°C TOLERANCE: ±1%



Value (Ω)	HP Part Number	C D	Value (Ω)	HP Part Number	C D	Value (12)	HP Part Number	C D	Value (Ω)	HP Part Number	C
10.0	0757-0984	-1	215	0698-3401	0	4.64K	0698-3348	4	- HDK	0757-0859	2
11.0	0575-0985	5	237	0698-3102	8	5.11K	0757-0833	2 :	121K	0757-0860	5
12.1	0757-0986	6	261	0757-1090	.5	5 62K.	0757-0834	3	133K	0757-0310	.0
13.3	0757-0001	6	287	0757-1092	7 -	. 6.19K	0757-0196	0	147K	0698-3175	5
14.7	0698-3388	2	. 316	0698-3402	1	6.81K	0757-0835	4	.162K	D757-D130	2
16,2	0757-0989	1)	348	0698-3403	2	7.50K	0757-0836	5	178K	0757-0129	9
17,8	0698-3389	3	383	0698-3404 1	3	8.25K	0757-0837	6	196K	0757-0063	()
19,6	0698-3390	6	422	D698-3405	4	9,098	0757-0838	7	215K	0757-0127	7
21.5	0698-3391	7.	. 464	0698-0090	7	10.0K	0757-0839	8	237K	0698-3424	7
23.7	0698-3392	8	511	0757-0814	-19	12,1K	0757-0841	- 2	261K	0757-0064	1
26,1	0757-0003	- 8	562	0757-0815	0	13.3K	0698-3413	4	287K	0757-0154	0
28.7	0698-3393	9	619	0757-0158	: 4	14.7K	0698-3414	5	316K	0698-3425	н
31.6	0698-3394	0	681	0757-0816		16.2K	0757-0844	5	348K	0757-0195	4)
34.8	0698-3395	1	750	0757-0817	2	17.8K	0698-0025	8	383K	0757-0133	5
38.3	0698-3396	2	825	0757-0818	3	19.6K	0698-3415	6	423K	0757-0134	6
42.2	0698-3397	3	909 -	0757-0819	4	21.5K	0698-3416	'7	464K	0698-3426	9
46.4	0698-3398	4	1.00%	0757-0159	5	23.7K	0698-3417	- 8	· 511K	0757-0135	7
51.1	0757-1000	7	LIOK	0757-0820	7	26.1K	0698-3418	1):	562K	0757-0868	3
56.2	0757-1001	8	1.21K	D757-D821	-8	28.7K	0698-3103	9	619K	0757-0136	8
61.9	0757-1002	9	1.33K	0698-3406	5	31.6K	0698-3419	0	681K	0757-0869	4
1,88	0757-0794	4	1.47K	0757-1078	9 1	34:8K	0698 3420	. 3	750K	0757-0137	ij
75.0	0757-0795	5	1.62K	0757-0873.	υ	38.3K	0698-3421	4	825K	0757-0870	7
82.5	10757-0796	6	1.78K	0698-0089	4	42.2K	0698-3422	5	· 909K	0757-0138	0
90.0	0757-0797	7	1.96K	0698-3407	6	46.4K	0698-3423	6	IM ·	0757-0059	4
100	0757-0198	2	2.15K	0698-3408	7	.51.1K	0757-0853	6	L.IM	0757-0139	Ιi
110	0757-0798	8	2,37K	0698-3409	- 8	56.2K	0757-0854	7	1.21M	D757-D871	á
121	0757-0799	9	2.61K	0698-0024	7	61.9K	0757-0309	7	1.33M	0757-0194	8
133	0698-3399	,5	2.87K	0698-3101	7	68.1K	0757-0855	В	1.47M	0698-3464	5
147	0698-3400	9	3.16K	0698-3410	1	75.0K	0757-0856	9			ľ
162	0757-0802	5	3.48K	0698-3411	2	82.5K	0757-0857	Ö			
178	0698-3334	8:	3.83K	0698-3412	3	90.9K	0757-0858	ř			
196	0757-1060	9	4.22K	0698-3346	2	100K	0757-0367	7	· ·		ľ
						ľ					
					1 1						

5-12. LOW-VOLTAGE POWER SUPPLIES CHECK AND ADJUSTMENT

REFERENCE:

A3 and A8 Schematics

DESCRIPTION:

The low-voltage supplies on Plug-in Power Supply Assembly A8 and on Display Power Supply A3 are checked and adjusted as necessary for correct output voltage levels.

EQUIPMENT:

 Digital Voltmeter
 HP 3455A

 Spectrum Analyzer plug-in
 HP 8557A, 8558B, or 8559A




Figure 5-1. Low-Voltage Power Supplies Adjustment Test Setup

PROCEDURE:

Plug-In Power Supply Assembly A8

 Set display LINE switch to OFF, disconnect ac power cord, and remove the HP 853A top cover. Connect the equipment as shown in Figure 5-1.

NOTE

Connect digital voltmeter ground to test point A8TP2 when monitoring voltages on Plug-In Power Supply Assembly A8.

- 2. Reconnect ac power cord, install spectrum analyzer plug-in, and set display LINE switch to ON.
- 3. Adjust potentiometer A8R13 (+15.05V ADJ) for +15.05 \pm .01 Vdc at A8TP1.
- Connect digital voltmeter to A8TP5. Adjust potentiometer A8R17 (− 12.65V ADJ) for a voltmeter reading of − 12.65 ±0.01 Vdc.

5-12. LOW-VOLTAGE POWER SUPPLIES CHECK AND ADJUSTMENT (Cont'd)

WARNING

The voltage at A8TP4 (check in the next step) is hazardous.

- 5. Connect digital voltmeter to A8TP4. Voltmeter should indicate $\pm 100 \pm 2$ Vdc.
- 6. Disconnect the digital voltmeter. The three amber LEDs (DS1 through DS3) on Plug-In Power Supply Assembly A8 should be lit, indicating that the supply voltages are present and at the correct levels.
- 7. Set LINE switch to OFF and remove spectrum analyzer plug-in from the display mainframe.
- Set LINE switch to ON. The + 100V power indicator LED (DS1) on Plug-In Power Supply Assembly A8
 should be very dimly lit, indicating proper safety shutdown of the + 100V supply when plug-in spectrum
 analyzer is removed from display mainframe. (Shutdown is partial; 100V supply output is reduced to less
 than 20 volts.)

Display Power Supply Assembly A3

Set LINE switch to OFF and install spectrum analyzer plug-in in display mainframe. Set LINE switch to ON.

NOTE

When measuring voltages on Display Power Supply Assembly A3, connect digital voltmeter ground to test point A3TP5.

- Connect digital voltmeter to test point A3TP2. Adjust potentiometer A3R20 (+15V ADJ) for a voltmeter reading of +15.00 ±0.01 Vdc.
- Connect digital voltmeter to test point A3TP4. Adjust potentiometer A3R21 (-15V ADJ) for a voltmeter reading of '-15.00 ±0.01 Vdc.
- Connect digital voltmeter to test point A3TP7. Adjust potentiometer A3R28 (+5V ADJ) for a voltmeter reading of +5.05 ±0.01 Vdc.
- 13. Connect digital voltmeter to test point A3TP3. Voltmeter should indicate -12.0 ± 0.5 Vdc.

WARNING

The voltage at test point A3TP6 (checked in the next step) is high enough to cause you severe injury if contacted.

- 14. Connect the digital voltmeter to test point A3TP6. Voltmeter should indicate $\pm 158 \pm 2.0$ Vdc.
- 15. Disconnect the digital voltmeter. The four amber LEDs (DS1 through DS4) on Display Power Supply Assembly A3 should be lit, indicating that the supply voltages are present and at the correct levels.
- 16. When you have completed the above checks and adjustments, set the LINE to OFF, disconnect the ac power cord, and replace the HP 853A top cover.

5-13. HIGH VOLTAGE POWER SUPPLY ADJUSTMENT

REFERENCE:

A4 Schematic. See Figure 5-11 at the back of this section for locations of adjustments on assemblies A5 and A6.

DESCRIPTION:

A high-voltage probe is required to measure the high-voltage cathode supply to the CRT. The probe accuracy is checked by comparing measurements of the + 158V supply with, and without, the probe in the test setup. Any error is compensated for when the CRT cathode supply voltage is set. The Intensity Limit adjustment is set to limit the CRT control grid voltage and, in effect, to limit the maximum CRT trace intensity.




Figure 5-2. High-Voltage Power Supply Adjustment Test Setup

EQUIPMENT:

Digital Voltmeter	********	HP 3455A
High-Voltage Probe (1000:1 Divider)		HP 34111A
Spectrum Analyzer plug-in	***************	HP 8559A, 8558B, or 8557A

WARNING

To minimize shock hazard, use a non-metallic adjustment tool for adjustments on High Voltage Power Supply Assembly A4.

WARNING

The following procedure probes voltages that, if contacted, could cause personal injury or death.

NOTE

Adjustment of High Voltage Power Supply Assembly A4 should not be a routine maintenance procedure. Adjustment should be done only when the high-voltage power supply or the CRT is repaired or replaced.

5-13. HIGH VOLTAGE POWER SUPPLY ADJUSTMENT (Cont'd)

NOTE

If High Voltage Power Supply Assembly A4, or an adjustable component in the assembly, is replaced, set all adjustments on the replaced assembly to midrange (except A4R18 INT LIM, which should be set fully counterclockwise) before turning the instrument on. If the CRT is replaced, set the front-panel INTENSITY control fully counterclockwise before applying power.

PROCEDURE:

WARNING

After disconnecting the ac line power cord, allow at least 30 seconds for capacitors in the high-voltage power supply to discharge before removing the protective cover of High Voltage Power Supply Assembly A4.

- Set LINE switch OFF, disconnect power cord, and remove the HP 853A top cover. Remove protective cover of High Voltage Power Supply Assembly A4.
- Remove screw that attaches assembly A4 to cavity. Partly remove board from cavity to read value of voltage written on Transformer Assembly A4A1. Record this voltage and reattach assembly A4 to cavity with screw.

_____Va

CAUTION

To prevent permanent damage to the CRT, be prepared to turn off the instrument if a bright spot appears on screen. Set INT LIM adjustment A4R18 fully counterclockwise before installing a new High Voltage Power Supply Assembly A4.

Reconnect power cord, install spectrum analyzer plug-in, and set LINE switch ON. If a bright spot appears on screen, immediately turn off display mainframe. If bright spot does not appear, set controls as follows:

TRACE A	STORE BLANK
TRACE B	
DGTL AVG	OFF
INPUT-B-A	OFF
SCALE	Full counterclockwise
INTEN	Dim CRT trace
FOCUS	Midrange
FREQ SPAN/DIV	0 MHz
RESOLUTION BW	3 MHz
INPUT ATTEN	10 dB
REFERENCE LEVEL	10 dBm
Amplitude Scale	LIN
SWEEP TIME/DIV	
VIDEO FILTER	

5-13. HIGH VOLTAGE POWER SUPPLY ADJUSTMENT (Cont'd)

High Voltage Power Supply

- 4. Calibrate high-voltage probe as follows:
 - Set digital voltmeter (DVM) to AUTO range, measure output of +158V supply at A3TP6 with standard DVM probe, and record reading.

+_____Vdc

b. Connect 1000:1 divider probe to DVM, measure + 158V supply, and record reading.

_____Vdc

 Divide reading recorded in step 4a into reading recorded in step 4b. This gives calibration factor of high-voltage probe.

calibration factor_____

 Multiply voltage recorded in step 2 by calibration factor calculated in step 4c to yield desired voltage reading.

Vdc

WARNING

High voltage present at A4TP1 could, if contacted, cause severe injury or death.

- Set DVM to 10V range and attach high-voltage probe ground lead to the HP 853A chassis. Measure output of high-voltage cathode power supply at A4TP1 CATH test hole (plated-through hole at edge of PC, board).
- 6. Adjust A4R4 HV for a voltmeter reading equal to the voltage reading calculated in step 4d.

Intensity Limit and Focus Limit

NOTE

The DVM must have 10 megohms input resistance for correct measurement. If the HP 3455A Digital Voltmeter is used, the 100-volt or the 1000-volt range must be used. Do not use AUTO range.

 Disconnect 1000:1 divider probe from DVM and connect standard DVM probe. Connect DVM to CONT GATE OUT test point A6TP2.

5-13. HIGH VOLTAGE POWER SUPPLY ADJUSTMENT (Cont'd)

Set front-panel INTEN control for a voltage reading of 30.0 ± 0.2V. (If voltage at CONT GATE OUT test
point A6TP2 cannot be reduced to +30V, adjust MIN INTEN A6R153 just enough to allow reading of
+30 ± 0.2V.)

CAUTION

This voltage must be set correctly before INT LIM potentiometer A4R18 is adjusted, or permanent damage to the CRT could result.

- 9. Adjust MAN SWEEP control to midrange position.
- 10. Adjust A4R18 INT LIM clockwise until a dot is barely visible on CRT.
- Adjust front-panel INTEN control to display CRT dot at normal intensity. Adjust A4R29 FOCUS LIMIT for best focus of CRT dot.
- 12. Repeat steps 8-11 until no further adjustment is necessary.
- Disconnect DVM from test point A6TP2. Set LINE switch OFF, disconnect power cord, and wait at least 30 seconds before replacing protective cover of High Voltage Power Supply Assembly A4.
- 14. Perform Z-Axis Adjustment Procedure (paragraph 5-16 in this section).

5-14. DIGITAL STORAGE TEST ROUTINES

Eleven test routines, contained in the firmware of the HP 853A, are used to adjust, verify the correct operation of, and troubleshoot the digital storage circuitry.

Test routines are accessed by turning the instrument off, pressing and holding PLOT GRAT, turning the instrument on, and then releasing PLOT GRAT. The first routine accessed in this manner will be test routine #0.

In test routines #0 and 4, a four-character code, displayed on the right-hand side of the CRT, represents the current revision of the program ROM.

The test routines are numbered from #0 through #9 and #A on the left-hand side of the CRT. To view the output of the various test routines, proceed as follows:

- 1. Access test routine #0 in the manner described above.
- After test routine #0 is selected, the PLOT GRAT push button can be pressed and released successively to step the test routines sequentially from #1 through #A.
- 3. For all test modes, selecting STORE BLANK A and STORE BLANK B at the sam, time switches the display to the analog mode. Although this doesn't deactivate the test routines, they will no longer be visible on the CRT. For any other TRACE A or TRACE B selection, the test routine display is active.
- To exit the test routine mode, press and release PLOT GRAT and PLOT TRACE simultaneously, or turn the instrument LINE power switch OFF then ON.

Display Adjust Line Test Pattern

Use test routine #0 (Figure 5-3) for the following front panel adjustments:


TRACE ALIGN X POSN Y POSN


NOTE

The slightly different display pattern of test routine #4 can also be used for these adjustments.

The trace is generated from fixed values in memory that correspond to the top horizontal graticule line and the vertical centerline. When trace alignment and position adjustments are properly made, the generated horizontal line should be displayed over the top horizontal graticule line, and the center tick mark should be positioned over the vertical centerline etched on the CRT. This matches the center of the top horizontal graticule line with the corresponding position sent through the Hewlett-Packard Interface Bus (HP-IB) to the plotter.

5-14. DIGITAL STORAGE TEST ROUTINES (Cont'd)





Test Routine #0

Test Routine #1

Figure 5-3. Test Routines #0 and #1

Stroke Generator Test Pattern

Test routine #1 (Figure 5-3) is used for the following adjustments:

INTEN EQ (A5R104) Y FB (A5R99) STRK GAIN (A5R97)

The character display verifies operation of the character ROM and associated circuitry. The full ASCII character set is displayed,

The stairstep display verifies operation of the output digital-to-analog converter (DAC). Eleven levels should be seen; these correspond to 512, 256, 128, 64, 32, 16, 8, 4, 2, 1, and 0. The transitions to the last two levels are difficult to see on the CRT trace. Note that the levels have been offset by 128 to position all of them within the graticule area.

The square wave is used to adjust and verify the operation of the stroke generator; there should be no more than a minimal overshoot or undershoot. Note that the overshoot or undershoot appears at the right-hand edge of the square wave rather than at the usual left-hand edge. This is because the CRT traces are written backward (going from right to left).

The test pattern on the right half of the screen is used to adjust and verify the stroke intensity modulation circuitry. When the front-panel INTEN control is at midrange, the brightness of the short strokes (the inverted 'V') should be the same as that of the rest of the pattern.

5-14. DIGITAL STORAGE TEST ROUTINES (Cont'd)





Tast Routine #2

Tast Routine #3

Figure 5-4. Test Routines #2 and #3

Peak Detector Droop Test

Test routine #2 (Figure 5-4) is used to measure the amount of hold-mode droop in the maximum peak detector circuit. The droop is the amount the voltage on the hold capacitor decreases over time because of leakage of the hold capacitor and of the components connected to this capacitor. The firmware implements a digital-storage oscilloscope mode. The sweep is triggered by a positive-going signal at the horizontal center of the screen. The sweep time per division is adjustable with the spectrum analyzer SWEEP TIME/DIV control. Note that only the right half of the screen is used for the test mode. Trace A displays the data acquired by the sample detector, while Trace B displays the data acquired by the maximum peak detector.

Focus Test Pattern

Test routine #3 (Figure 5-4) is used for the following adjustments:

FOCUS (Front panel) HF TRIM (A6C61) ASTIG (A3R30) HF GAIN (A6R151) DYN FOCUS (A6R135) FOCUS LIMIT (A4R29)

The separate dots making up the letter X should be observed to determine how well the CRT beam is focused. The characters can also be moved to mid-screen and bottom-screen positions to check the focus in those areas of the screen by momentarily pressing PLOT TRACE.

5-14. DIGITAL STORAGE TEST ROUTINES (Cont'd)

Output Test Pattern

Test routine #4 (Figure 5-5) provides the output test pattern that is used for the following adjustments:

TRACE ALIGN (Front panel) X POSN (Front panel) Y POSN (Front panel) PAIT (A3R31) DGTL X OFFSET (A5R92) DGTL X OFFSET (A6R2) DGTL Y GAIN (A6R4)

The lines are generated from fixed values in memory that correspond to the top, bottom, left, and right graticule lines that are transmitted over the HP-IB to a plotter. The generated horizontal lines should coincide with the top and bottom graticule lines etched on the CRT. The two vertical lines should be spaced 10 divisions apart, but are often offset slightly from the side graticule lines because of CRT nonlinearities. (X POSN is adjusted so that the center tick mark lines up with the center vertical graticule line.)



Test Routine #4



Test Routine #5

Figure 5-5, Test Routines #4 and #5

Input Test Routine

Test routine #5 (Figure 5-5) is used for the following adjustments:

MAX OFF (A5R2) MIN OFF (A5R25) ADC OFF (A5R58) ADC GAIN (A5R71) SWP OFF (A5R50) SWP GAIN (A5R52)

5-14. DIGITAL STORAGE TEST ROUTINES (Cont'd)

The trace data is acquired using an algorithm similar to that used for normal operation, except that absolute rather than incremented X positions are used. To avoid gaps in the trace, use sweep times of 100 ms per division or slower. When manual sweep mode is used, the trace may be updated in either direction. The PLOT TRACE push button can be pressed to switch between three ADC input signals: the maximum peak detector output, the minimum peak detector output, and the video signal from the spectrum analyzer plug-in. The following information is displayed:

X: Instantaneous value of X

Xmin: Minimum value of sweep, updated at retrace

Xmax: Maximum value of sweep, updated at retrace

Y: Instantaneous value of Y (the selected input)

Ymin: Minimum value of the selected input, updated at retrace

Ymax: Maximum value of the selected input, updated at retrace

The readings are used primarily to set the gain and offset adjustment of sweep (X) and video (Y), preceding the analog-to-digital conversion.

No gaps in the trace should be seen when a horizontal line is displayed in linear mode with sweep times of 100 ms per division and slower. If there are gaps, the digital-to-analog converter (DAC) used in the ADC circuit is the primary suspect.

Sweep Time Test

Test routine #6 measures the sweep time of the spectrum analyzer plug-in by measuring the time between retrace pulses. Momentarily pressing the PLOT TRACE push button clears the timing and triggers a new sweep. If the analog display mode is selected, an analog trace is displayed during each sweep, after which the display mainframe switches to the digital mode to display the measured sweep time.

Memory Test Routines

Test routines #7, #8, and #9 perform tests on the various memories that are accessed by the microprocessor. The memory is repeatedly tested as long as the instrument is in a given test routine. This provides a convenient means to troubleshoot intermittent memory problems.

For example, run the test unattended for an extended length of time, or try heating, cooling, or shaking the microprocessor board (Processor Assembly A7). If a failure occurs, the test stops, and failure indicators are displayed on the CRT. The indicators are a horizontal line at a given position on the CRT and repeated characters in the annotation area of the CRT. These indicators assist in narrowing the fault location to a defective IC. (See Memory Fault Location Indicators listed in Table 5-5 below.) If two indicators point to different faults, start with the primary indicator given in the table.

When the instrument is turned on, a power-on verification test is performed. This test runs each of the memory test routines once and takes about 5 seconds to complete. If the verification test fails, refer to Table 5-5 for an interpretation of the displayed failure indicators.

5-14. DIGITAL STORAGE TEST ROUTINES (Cont'd)

System Memory Test. Select test routine #7 to test system memory. Any failure that affects the data bus also shows up as a failure in this test. Since the character memory area is located in the system memory, a pattern is seen moving through the annotation area of the CRT. Unlike the other test routines, the test routine label ("#7") is not displayed during test routine #7. If the test stops, refer to the Memory Fault Location Table for an interpretation of the displayed failure indicators.

Program Memory Test. Select test routine #8 to test program memory. No trace or character, except for "#8," is displayed unless the test fails. Refer to the Memory Fault Location Table for an interpretation of displayed failure indicators.

Stroke Memory Test. Select test routine #9 to test stroke (trace) memory. A momentary display of '#9' is followed by an unfocused pattern moving through the entire CRT area. If the test fails, refer to the Memory Fault Location Table for an interpretation of displayed failure indicators. Each cycle through the test takes about 4 seconds.

Table 5-5. Memory Fault Location Indicators

Primary Indicator	Secondary Indicator	Circuit Under Test	Defective IC	Test Routin Number
Line at 0 dB	Letter A	System Memory		· · · #7
Line at -5 dB	Letter B	System Memory	A7U6	#7
Line at -10 dB	Letter C	System Memory	A7U7	#7
Letter D	Line at -15 dB	Program ROM	A7U34	#8
Letter E	Line at -20 dB	Stroke Memory	A7U8	#9
Letter F	Line at -25 dB	Stroke Memory	A7U9	#9
Letter G	Line at -30 dB	Stroke Memory	A7U10	#9
Letter H	Line at -35 dB	Stroke Memory	A7U11	#9

^{*}Any failure that affects both high and low nibbles of data on data bus can cause this failure.

HP-IB Test.

To check the HP-IB hardware, select test routine #A. In this routine, the HP-IB processor is set to a Talk-Only/Listen-Only mode, which allows it to handshake and talk to itself to perform a self-test. Additionally, the processor sends a binary count pattern out on the HP-IB connector and activates the HP-IB handshake lines. With an oscilloscope, you can quickly check these outputs for evidence of problems in the essociated bus driver circuitry.

The test routine displays "#A" if the HP-IB hardware is working properly, and "FAILED" if it is not. Momentarily pressing the PLOT TRACE push button clears the "FAILED" display and restarts the test, each cycle of which takes about 0.1 second.

				 	· · · · · · · · · · · · · · · · · · ·	
5-20	•	÷		+		
					* .	

Adjustments

Model 853A

5-15. DIGITAL STORAGE ADJUSTMENTS

REFERENCE:

A5 and A6 Schematics. See Figure 5-11 at the back of this section for location of adjustments on assemblies A5 and A6.

NOTE

The analog deflection adjustments (paragraph 5-17) must be performed before the digital storage adjustments. Each of the digital storage adjustments must be performed in the order presented.

DESCRIPTION:

A description of all digital storage test routines is provided in paragraph 5-14, with instructions for entering and exiting the routines. For convenience, some descriptions are repeated here. The test setup for digital storage adjustments is shown in Figure 5-6.

The following adjustments are included under Digital Storage Adjustments:

Digital-to-Analog Output Adjustments

Stroke Generator Adjustments Digital Gain and Offset Adjustments

Analog-to-Digital Input Adjustments

Peak Detector Droop Test
ADC, Peak Detector, and Sweep Adjustments

EQUIPMENT:

Required equipment is listed individually for each adjustment section.

PROCEDURE:

Remove top and bottom covers from HP 853A. Perform the following adjustment procedures and tests in the order they are presented.

Stroke Generator Adjustments

DESCRIPTION:

Test routine #1 is used to adjust and verify correct operation of the stroke generator circuitry. The character display verifies operation of the character ROM and associated circuitry. The full ASCII character set is displayed.

The stairstep display verifies response of the output digital-to-analog converter (DAC) to changes in each of its 10 input bits. Eleven levels should be seen; these correspond to 512, 256, 128, 64, 32, 16, 8, 4, 2, 1, and 0. The

5-15. DIGITAL STORAGE ADJUSTMENTS (Cont'd)

transitions to the last two levels are difficult to see on the CRT trace. Note that the levels have been offset by 128 to position all of them within the graticule area for convenient viewing.




Figure 5-6. Stroke Generator Adjustments Test Setup

The square wave display (adjacent to the stairstep) is used to adjust the stroke generator circuitry; there should be no more than a minimal overshoot or undershoot. Note that the overshoot or undershoot appears at the right-hand edge of the square wave rather than at the usual left-hand edge. This is because the CRT traces are written backward (going from right to left).

EQUIPMENT:

Oscilloscope	. HP 1741A
10:1 Divider Probe	HP 10004D
Spectrum Analyzer plug-in HP 8559A, 855	8B, or 8557A

PROCEDURE:

1. Set controls as follows:

HP 853A and Spectrum Analyzer plug-in:

TRACEA	WRITE
TRACE B	STORE BLANK
DGTL AVG	
INP-B-A	OFF
SCALE	Full counterclockwise
INTEN	Midrange
FREQ SPAN/DIV	0MHz
RESOLUTION BW	3 MHz
INPUT ATTEN	10 dB
REFERENCE LEVEL	- 10 dPm
Amplitude Scale	LIN
SWEEP TIME/DIV	AUTO
SWEEP TRIGGER	FREERIN

5-15. DIGITAL STORAGE ADJUSTMENTS (Cont'd)

HP 1741A:

 Channel A Volts/DIV
 0.1V (1.0V/DIV on screen)

 TIME/DIV
 0.5 msec

- Simultaneously press PLOT GRAT and LINE push buttons to turn the instrument on and display test routine #0. Press PLOT GRAT again to select test routine #1.
- Connect oscilloscope probe to A5TP3 STROKE LEN and probe ground to A5TP1 GND. Adjust TRIG-GER control as necessary for a stable display on the oscilloscope CRT similar to that shown in Figure 5-7.
- Adjust A5R99 Y FB potentiometer for a flat-topped stroke pattern (far right pattern on the HP 853A CRT). Corresponding V-pattern on oscilloscope CRT should also appear flat-topped after adjustment (see Figure 5-7).
- 5. Adjust A5R97 STRK GAIN potentiometer for a symmetrical V-pattern on oscilloscope CRT.




Figure 5-7, Stroke Generator Pattern

- 6. Repeat steps 4 and 5 until no further adjustment is necessary.
- Disconnect oscilloscope from A5TP3.
- 8. Verify that all characters are clearly and correctly displayed on CRT.
- 9. Verify that there are 11 levels on the staircase displayed in test routine #1. (The last two transitions are difficult to discern.)
- Observe stroke pattern on the HP 853A CRT. With INTEN control at midrange setting, adjust A5R104 INTEN EQ potentiometer for uniform intensity above and below inverted 'V'

5-15. DIGITAL STORAGE ADJUSTMENTS (Cont'd)

Digital Gain and Offset Adjustments

DESCRIPTION:

The digital gain and offset adjustments are performed after the analog deflection adjustments. The digital gain and offset adjustments align the digital reference pattern of test routine #4 with the fixed CRT graticule lines. This establishes a digital X and Y coordinate for each point on the CRT, and ensures that CRT plots made via HP-IB correspond to the CRT display.

EQUIPMENT:

Spectrum Analyzer plug-in HP 8559A, 8558B, or 8557A

PROCEDURE:

1. Set controls as follows:

TRACE A	WRITE
TRACE B	STORE BLANK
DGTL AVG	OFF
INPUT - BA	OFF
SCALE	Full counterclockwise
INTEN	Midrange
SWEEP TIME/DIV	AUTO
SWEEP TRIGGER	FREE RUN

- Simultaneously press PLOT GRAT and LINE switch to turn instrument on and display test routine #0.
 Press PLOT GRAT to select test routine #4.
- Adjust A5R81 DGTL X GAIN and A5R92 DGTL X OFFSET so that two vertical lines of test pattern
 coincide with extreme left and right graticule lines on CRT. Exact coincidence should occur at center of
 both graticule lines. These two adjustments are interactive; repeat until best match is achieved.
- Readjust A5R92 DGTL X OFFSET so that tick mark at center of display coincides with center graticule line.
- Adjust A6R4 DGTL Y GAIN and A6R2 DGTL Y OFFSET so that two horizontal lines of test pattern
 coincide with top and bottom graticule lines on CRT. Exact coincidence should occur at center of both
 graticule lines. These two adjustments are interactive; repeat until best match is achieved.

Peak Detector Droop Test

DESCRIPTION:

Test routine #2 is used to measure the amount of hold-mode droop in the maximum peak detector circuit. The droop is the amount the voltage on the hold capacitor decreases over time because of leakage of the hold

5-15. DIGITAL STORAGE ADJUSTMENTS (Cont'd)

capacitor and of the components connected to this capacitor. The firmware implements a digital-storage oscilloscope mode. The sweep is triggered by a positive-going signal at the horizontal center of the screen. The sweep time per division is adjustable with the spectrum analyzer SWEEP TIME/DIV control. Note that only the right half of the screen is used for the test mode. Trace A displays the data acquired by the sample detector, while Trace B displays the data acquired by the maximum peak detector.

EQUIPMENT:

PROCEDURE:

1. Set controls as follows:

TRACE A	STORE BLANK
TRACE B	STORE BLANK
DGTL AVG	OFF
INPUT-B→A	OFF
SCALE	Full counterclockwise
INTEN	Midrange
FREQ SPAN/DIV	5 MHz
RESOLUTION BW	
INPUT ATTEN	
Amplitude Scale	LIN
SWEEP TIME/DIV	0.1 mSEC
SWEEP TRIGGER	FREE RUN

- Connect CAL OUTPUT signal to spectrum analyzer INPUT. Adjust REFERENCE LEVEL and TUN-ING controls to power level and frequency indicated on front panel next to CAL OUTPUT connector, placing signal peak at top graticule line in center of CRT.
- 3. Set TRACE A to WRITE, and set LINE switch OFF.
- Jumper test point A5TP15 POS PEAK TEST to chassis ground. (See Figure 5-11 for location of A5TP15.)
- Simultaneously press PLOT GRAT and LINE switch to turn instrument on and display test routine #0. Press PLOT GRAT two more times to select test routine #2.
- Set spectrum analyzer SWEEP TIME/DIV to 0.5 sec. and observe droop waveform on right side of CRT.
 Decay of signal level from top screen should be less than 8 vertical divisions (full screen) within two horizontal divisions (1 sec.).
- Remove immer from A5TP15.

ADC, Peak Detector, and Sweep Adjustments

DESCRIPTION:

Offset adjustments for the maximum and minimum peak detector circuitry are provided to minimize differences between the peak detector output levels and a fixed video input level.

5-15. DIGITAL STORAGE ADJUSTMENTS (Cont'd)

The offset and gain of the ADC are adjusted for accurate digitizing of the video input signal from the spectrum analyzer plug-in. Y values of 48 and 848 correspond to the bottom and top CRT graticule lines respectively.

The horizontal sweep ramp from the spectrum analyzer plug-in is scaled and shifted by the sweep offset and gain adjustments. This sweep ramp is digitized to determine the horizontal calibration of the digitized video data, X yalues of 16 and 496 correspond to the leftmost and rightmost CRT graticule lines respectively (i.e., the beginning and end of the sweep ramp).

EQUIPMENT:

 Digital Voltmeter
 HP 3-55A

 Spectrum Analyzer plug-in
 HP 8559A, 8558B, or 8557A




Figure 5-8. ADC, Peak Detector and Sweep Adjustments Test Setup

PROCEDURE:

Peak Detector Offsets

Set controls as follows:

TRACE A	WRITE
TRACE B	WRITE
DGTL AVG	OFF
INPUT – B→A	OFF
SCALE	Full counterclockwise
INTEN	Midrange
TUNING	>30 MHz
FREQ SPAN/DIV	0 MHz
RESOLUTION BW	
INPUT ATTEN	10dB
REFERENCE LEVEL	– 10 dBm
Amplitude Scale	LIN
Amplitude Scale SWEEP TIME/DIV	MAN
SWEEP TRIGGER	FREERIN
VIDEO FILTER	MAX (detent)
MANUAL SWEEP	Midrange
	manange

5-15. DIGITAL STORAGE ADJUSTMENTS (Cont'd)

NOTE

Tolerance for all adjustments is ±1 count.

- 2. Simultaneously press PLOT GRAT and LINE switch to turn instrument on and display test routine #0.
- Press PLOT GRAT to select test routine #5. Note that pressing PLOT TRACE selects the video input signal, the output of the maximum peak detector circuit, or the output of the minimum peak detector circuit as the input to the ADC. Select VIDEO INPUT.
- Connect CAL OUTPUT signal to spectrum analyzer INPUT. Adjust REFERENCE LEVEL and TUN-ING controls to power level and frequency indicated on front panel next to CAL OUTPUT connector.
- Adjust spectrum analyzer TUNING control for a maximum value of Y displayed on the display mainframe CRT (i.e., tune to peak of CAL OUTPUT signal).
- 6. Adjust spectrum analyzer REFERENCE LEVEL control for Y = 448 on the CRT.
- 7. Press PLOT TRACE to select MAX PEAK DET as the ADC input.
- Adjust MAX OFF potentiometer A5R1 for Y = 448 on the CRT.
- 9. Press PLOT TRACE to select MIN PEAK DET as the ADC input.
- 10. Adjust MIN OFF potentiometer A5R25 for Y = 448 on the CRT.
- Press PLOT TRACE to select VIDEO INPUT. Repeat steps 5-11 at least once until no further adjustment is necessary.

ADC Offset and Gain

NOTE

This adjustment directly affects relative vertical trace positioning between ANALOG DISPLAY and DIGITAL DISPLAY modes.

- Disconnect CAL OUTPUT signal from spectrum analyzer INPUT. Set INTEN control full counterclockwise.
- Select ANALOG DISPLAY mode by setting TRACE A and TRACE B to STORE BLANK. Increase INTEN control setting until dot is visible on CRT.
- 14. Adjust spectrum analyzer VERTICAL POSN and MANUAL SWEEP controls to place dot precisely on center of bottom CRT graticule line.

5-15. DIGITAL STORAGE ADJUSTMENTS (Conl'd)

- 15. Set TRACE A to WRITE and increase INTEN control setting as necessary to display test routine #5. Adjust ADC OFF potentiometer A5R58 for Y = 048 on the CRT.
- 16. Set INTEN control full counterclockwise.
- 17. Set TRACE A to STORE BLANK to select ANALOG DISPLAY mode. Increase INTEN control setting until dot is visible on CRT.
- Connect CAL OUTPUT signal to spectrum analyzer INPUT. Adjust spectrum analyzer TUNING control
 to place dot as close as possible to top of CRT (i.e., tune to peak of CAL OUTPUT signal).
- 19. Adjust spectrum analyzer REFERENCE LEVEL control to place dot precisely on top CRT graticule line.
- Set TRACE A to WRITE and increase INTEN control setting as necessary to display test routine #5.
 Adjust ADC GAIN potentiometer A5R71 for Y = 848 on the CRT.
- 21. Repeat steps 12 20 at least once until no further adjustment is necessary.

Sweep Offset and Gain

NOTE

This adjustment directly affects relative horizontal trace positioning between ANALOG DISPLAY and DIGITAL DISPLAY modes.

- 22. Connect digital voltmeter to A9TP5, as shown in Figure 5-8.
- 23. Adjust spectrum analyzer MANUAL SWEEP control for -5.00 ±0.01 Vdc at A9TP5.
- 24. Adjust SWP OFF (sweep offset) potentiometer A5R50 for X =016 on the CRT.
- 25. Adjust spectrum analyzer MANUAL SWEEP control for +5.00 ±0.01 Vdc at A9TP5.
- 26. Adjust SWP GAIN potentiometer A5R52 for X = 496 on the CRT.
- 27. Repeat steps 22 26 at least once until no further adjustment is necessary.

5-16. ZAXIS ADJUSTMENTS

REFERENCE:

A3, A4, and A6 Schematics. See Figure 5-11 at the back of this section for locations of adjustments on assemblies A5 and A6.

DESCRIPTION:

Internal test routines of the display mainframe are used to adjust its astigmatism, dynamic focus, trace alignment, and frequency response.




Figure 5-9. Z Axis Adjustment Test Setup

EQUIPMENT:

 Spectrum Analyzer plug-in
 HP 8559A, 8558B, or 8557A

 Digital Voltmeter
 HP 3455A

PROCEDURE:

WARNING

To minimize shock hazard, use a non-metallic adjustment tool for adjustments on XYZ Amplifier Assembly A6.

Focus Limit, Astigmatism, and Dynamic Focus

- 1. Set LINE switch OFF, disconnect power cord and remove HP 853A top cover.
- 2. Reconnect power cord and install spectrum analyzer plug-in.
- 3. Set display mainframe controls as follows:

TRACE A	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	 		WRITE
TRACE B		 		ORE VIEW
			Full com	

- 4. Center FOCUS screwdriver adjustment on front panel.
- Simultaneously press PLOT GRAT and LINE switch to turn instrument ON and display test routine #0. (Test routine number is displayed on left side of CRT.)

5-16. Z AXIS ADJUSTMENTS (Cont'd)

- Press PLOT GRAT until test routine #3 is selected. (See Figure 5-4.) This routine displays, in CRT annotation, two rows of X's that are formed by a dot matrix. Press PLOT TRACE to vary the position of the two rows.
- Set front-panel INTEN control fully clockwise. Adjust A3R30 ASTIG and A4R29 FOCUS LIMIT for sharpest dots at center of displayed annotation.
- Decrease front-panel INTEN control until characters are dim but visible. Adjust A6R135 DYN FOCUS for sharpest dots displayed throughout displayed annotation.
- 9. Return front-panel INTEN control to midrange setting.

Pattern and Trace Align

- Press PLOT GRAT to select test routine #4. Observe horizontal and vertical lines that trace perimeter of CRT display.
- Adjust front panel TRACE ALIGN screwdriver adjustment to align both horizontal lines for best match to graticule perimeter.
- Adjust A3R31 PATTERN potentiometer so that both horizontal and vertical traces have minimal curvature.
- 13. Repeat steps 6 through 12 at least once until no further adjustment is necessary.

Z Axis Frequency Response

- 14. Decrease display intensity with front-panel INTEN control until characters on CRT are dim but visible. Then adjust HF TRIM capacitor A6C61 and HF GAIN potentiometer A6R51 for the best uniformity of character intensity.
- 15. Set the front-panel INTEN control fully counterclockwise.

Minimum Intensity and Intensity Gain

16. Set controls as follows:

TRACE A	STODE OF ANY
TRACE B	STOKE BLANK
DOTT AND	STORE BLANK
DGTL AVG	OFF
INP-B-A	OTT.
SCALE	OFF
SCALE	Full counterclockwise
AND	Full counterale desire
FREQ SPAN/DIV	- on connected Wild
DESCH LITION DW	····· OMHZ
RESOLUTION BW	3 MHz
INFULATION	TA JB
REFERENCE LEVEL	······································
Amalianda Canta	— 10 dBm
Amplitude Scale	LIN
VIDEO FILTER	····· FREE RUN
VIDEO FILTER	MAX (detent)

5-16. Z AXIS ADJUSTMENTS (Cont'd)

 If spectrum analyzer plug-in is an HP 8559A, set SWEEP TIME/DIV to 2 μSEC and adjust A6R153 MIN INTEN potentiometer clockwise until trace disappears; then adjust counterclockwise until trace is barely visible.

If spectrum analyzer plug-in is an HP 8558B or 8557A, set 3V/EEP TIME/DIV to 0.1 μ SEC and adjust A6R153 MIN INTEN potentiometer clockwise until trace disappears; then adjust counterclockwise slightly past the point where the trace becomes visible.

- Set SWEEP TIME/DIV to MAN. Turn MANUAL SWEEP control fully counterclockwise until dot is off screen.
- Connect voltmeter to A6TP2 CONT GATE OUT. Gradually increase INTEN control to fully clockwise
 position. Voltage should not exceed +70V. Adjust A6R124 INTEN GAIN for a voltmeter reading of
 +70.0 ±0.2V.

NOTE

A16R153 MIN INTEN and A4R18 INT LIM affect the adjustment range of A6R124 INTEN GAIN. If A6R124 INTEN GAIN has insufficient adjustment range, repeat steps 15 – 19 to readjust A6R153 MIN INTEN. If A6R124 INTEN GAIN still lacks adequate adjustment range, perform High Voltage Power Supply Adjustment (paragraph 5-13) to adjust A4R18 INT LIM.

- Disconnect voltmeter from A6TP2. Adjust INTEN and SCALE controls to midrange.
- 21. Set LINE switch off, disconnect power cord, and replace HP 853A top cover.

5-17. ANALOG DEFLECTION ADJUSTMENTS

REFERENCE:

A2 and A6 Schematics. See Figure 5-11 at the back of the section for locations of adjustments on assemblies A5 and A6.

DESCRIPTION:

With the HP 853A Display mainframe set for operation in the Analog Display mode, all digital circuitry is bypassed for a conventional analog display. The horizontal deflection circuitry is adjusted to ensure a centered 10-division CRT trace when a-5 to +5 volts horizontal sweep ramp is supplied by the spectrum analyzer plugin. The vertical deflection circuitry is adjusted to ensure that video signals of 400, 800, and 0 millivolts place the CRT trace at the center, top, and bottom graticule lines respectively (i.e., a vertical deflection factor of 100 mV/division).




Figure 5-10. Analog Deflection Adjustments Test Setup

EOUIPMENT:

 Digital Voltmeter
 HP 3455A

 Spectrum Analyzer plug-in
 HP 8559A, 8558B, or 8557A

WARNING

To minimize shock hazard, use a non-metallic screwdriver for adjustments on XYZ Amplifier Assembly A6.

PROCEDURE:

Set LINE switch OFF, disconnect power cord and remove HP 853A top and bottom covers.

5-17. ANALOG DEFLECTION ADJUSTMENTS (Cont'd)

Reconnect power cord, set LINE switch ON, and connect equipment as shown in Figure 5-10. Set controls as follows:

TRACE A	STORE BLANK
TRACE B	STORE BLANK
DGTL AVG	
INPUT-B-A	
SCALE	Full counterclockwise
INTEN	Midrange
TUNING	
FREQ SPAN/DIV	
RESOLUTION BW	
INPUT ATTEN	
REFERENCE LEVEL	
Amplitude Scale	
SWEEP TIME/DIV	
VIDEO FILTER	

Horizontal Gain Adjustment

- Adjust spectrum analyzer VERTICAL POSN screwdriver adjustment to position CRT dot approximately
 two divisions above both om horizontal graticule line.
- Adjust spectrum analyzer MANUAL SWEEP control for 0.00 ± 0.01 Vdc at A9TP5.
- 5. Adjust front-panel X POSN screwdriver adjustment to position CRT dot on center vertical graticule line.

NOTE

If the X-POSN adjustment lacks adequate range or requires centering, change the values of factory-selected resistors A6R34* and A6R41* using Table 5-6.

Table 5-6.	X PC	SN Facto	ry-Selected	Resistor	Values
------------	------	----------	-------------	----------	--------

A6R34*	A6R41*
10K	19.6K
9.09K	16.2K
9.09K	17.8K
9,09K	19,6K
8.25K	19.6K
	10K 9.09K 9.09K 9.09K

- 6. Adjust MANUAL SWEEP control for -5.00 ± 0.01 Vdc at A9TP5.
- 7. Adjust A6R20 X GAIN potentiometer to position CRT dot on leftmost vertical graticule line,

5-17. ANALOG DEFLECTION ADJUSTMENTS (Cont'd)

NOTE

If A6R20 X GAIN lacks adequate adjustment range, change the value of factory-selected resistor A6R50*. Increase the value of the resistor if the gain is too high (CRT dot too far to the left); decrease the value of the resistor if the gain is too low.

- Adjust MANUAL SWEEP control for +5.00 ±0.01 Vdc at A9TP5. CRT dot should be on rightmost vertical graticule line.
- 9. Repeat steps 4 8 until no further adjustment is necessary.

Vertical Gain Adjustment

- Connect digital voltmeter to A9TP4. Adjust MANUAL SWEEP control to position CRT dot on center graticule line.
- Adjust spectrum analyzer VERTICAL POSN screwdriver adjustment for a DVM reading of 0.00 ±0.01 Vdc at A9TP4.
- 12. Connect CAL OUTPUT signal to spectrum analyzer INPUT. Adjust REFERENCE LEVEL and TUN-ING controls to power level and frequency indicated on front panel next to CAL OUTPUT connector.
- Adjust spectrum analyzer TUNING control for maximum voltage at A9TP4 (still tuned to CAL OUT-PUT signal). Adjust REFERENCE LEVEL control for 0.40 ± 0.01 Vdc at A9TP4.
- Adjust front-panel Y POSN screwdriver adjustment to position CRT dot on center horizontal graticule line.

NOTE

If the Y POSN adjustment lacks adequate range or requires centering, change the values of factory-selected resistors A6R19* and A6R21* using Table 5-7.

Desired Shift in Divisions	A6R19*	A16R21*		
1 Up	13.3K	9,09K		
% Up	16.2K	10K		
(Nominally Centered)	17.8K	10K		
½ Down	17.8K	9.09K		
l Down	16.2K	8.25K		

Table 5-7. Y POSN Factory-Selected Resistor Values

5-17. ANALOG DEFLECTION ADJUSTMENTS (Cont'd)

- Adjust spectrum analyzer TUNING for maximum voltage at A9TP4. Adjust REFERENCE LEVEL control for 0.80 ± 0.01 Vdc at A9TP4.
- 16. Adjust A6R30 Y GAIN potentiometer to position CRT dot on topmost horizontal graticule line.

NOTE

If A6R30 Y GAIN lacks adequate adjustment range, change the value of factory-selected resistor A6R29*. Increase the value of the resistor if the gain is too high (CRT dot above topmost graticule line); decrease the value of the resistor if the gain is too low.

- Disconnect CAL OUTPUT signal from spectrum analyzer INPUT and adjust VERTICAL POSN screwdriver adjustment for 0.00 ± 0.01 Vdc at A9TP4. CRT dot should be on bottom horizontal graticule line.
- 18. Repeat steps 12 17 until no further adjustment is necessary.
- When adjustment is complete, set LINE switch OFF, disconnect power cord, and install HP 853A top and bottom covers.

NOTE

To ensure that CRT plots made via HP-IB correspond to the CRT display, the digital storage adjustments (paragraph 5-15) should be performed after the analog deflection adjustments.




Figure 5-11. Data Converter Assembly A5 and XYZ Amplifier Assembly A6
Adjustments and Test Points Locations

PARTS LIST

SECTION VI REPLACEABLE PARTS

6-1. INTRODUCTION

6-2. This section contains information for ordering replacement parts. Table 6-1 includes a list of reference designations and a list of abbreviations used in the parts list. Table 6-2 lists names and addresses that correspond to the manufacturer code numbers in the parts list. Table 6-3 lists all replaceable electrical parts in alpha-numerical order by reference designation. Table 6-3 also lists replaceable mechanical parts that are related to the board assemblies. All other replaceable mechanical parts are shown in Figures 6-1 through 6-7.

6-3. REPLACEABLE PARTS LIST

- 6-4. Table 6-3, the list of replaceable parts, is organized as follows:
- Electrical assemblies and their components in alpha-numerical order by reference designation
- Miscellaneous parts, with appropriate electrical assembly
- Chassis-mounted electrical parts, in alpha-numerical order by reference designation
- 4. Meci anical chassis parts, at end of parts list

- 6-5. The following information is listed for each part:
- 1. The Hewlett-Packard part number
- The part number check digit (CD)
- The total quantity (Qty) in the instrument. This quantity is given only once, at the first appearance of the part in the list.
- 4. The description of the part
- A five-digit code indicating a typical manufacturer of the part
- 6. The manufacturer's part number

6-6. ORDERING INFORMATION

- 6-7. To order a part listed in the replaceable parts table, quote the Hewlett-Packard part number (with check digit), indicate the quantity required, and address the order to the nearest Hewlett-Packard office. The check digit will ensure accurate and timely processing of your order.
- 6-8. To order a part that is not listed in the replaceable parts table, include the instrument model number, instrument serial number, the description and function of the part, and number of parts required. Address the order to the nearest Hewlett-Packard office.

Table 6-1, Reference Designations and Abbreviations (1 of 3)

	REFERENCE DESIGNATIONS	
A Assembly AT Attenuator, Isolanor, Limiter, Terminotion B. Fan, Motor BT Battery C Chopictor CP Complet CR Diade, Diade Thyrktor, Step Recovery Diode (SCR), Varactor DC Directional Complet DL Delay Line DS Annunciator, Lump, Light Emitting Diode (LED), Signalling Device Audible or Visible E Miscellaneous Electrical Part	F. Fuse FL. Filter H. Hardware HY Circulator J. Electrical Connector (Stationary Portion), Jack K. Relay L. Coil. Inductor M. Micrel Miscellaneous Mechanical Part P. Electrical Connector (Movable Portion), Plag Q. Silicon Controlled Rectifier (SCR), Transistor, Triode Thyristor R. Resistor	RT Thermistor S Switch T Transfirmer TB Terminal Board TC Thermocouple TP Test Puint U Integrated Circuit, Microcircuit V Electron Fulle VR Brenkdown Diode (Zener), Voltage Regulator W Cable, Framonission Path, Wire X Socker Y Crystal Unit (Plezoelectric, Quartz) Z. Tuned Cavity, Tuned Circuit
	ABBREVIATIONS	
A	D	. G
A	D. Deep, Depletion, Depth, Diameter, Direct Current DA . Darlington DAP-GL Diallyl Philmlate Glass DBL . Double	GEN Genteral, Generator GND Ground GP General Purpose, Gruup
USASI-ASA) ASSY	DCDR Decoder DEG Degree	. H
BCD. Binnry Coded Decimal BD Board, Bundte BE-CU Berglium Copper BNC Type of Connector BR Ber Bergs, Boring BRS Bass BSC Basse BTN Button	D-HOLE D-Shaped Hole DIA Dinmeter DIP Dual In-Line Piekage DIP-SLDR Dip Solder D-MODE Depletion Mode DO Package Type Designation DP Deep, Depth, Dinmetric Plich, Dip DPSTMINTR Double Pole Three Throw, Milnianure DPDTMINTR Duible Pole Double Throw, Minianure DWL Dowel	H. Henry, Hermaphrodite, High, Hole Diameter, Hol, Hub Inside Diameter, Hydrogen HDW. Hardware HEX Hendecimal, Hevagon, Hexagonal HLCL Helical HP. Hewlent-Packard Company, High Pass, Horsepower
C	.	Integrated Circuit ID Identification, Inside Diameter
C . Capacitance, Capacitor, Center Tapped, Centistoke, Cermet, Circular Mil Foot, Cluxed Cup, Cold, Compression CCP . Carbon Cumpusitinn Plastic CD . Cadmium, Card, Cold-Drawn, Curd CER . Ceramic CHAM . Chamfer CHAM . Chargeter, Characteristic, Charcoal CMOS . Complementary Metal Oxide Semiconductor CNDCT . Conducting, Conductive, Conductivity, Conductor CONF . Contact, Continuous, Control, Controller CONV . Compression CONV . Compression CUP,PT . Cup Point	E-R. E-Ring EXT. Extended, Extension, External, Extinguish F F. Fuhrenheis, Farad, Female, Film (Resistor), Fixed, Flunge, Filat, Fluorine, Frequency FC Carhon Filat / Composition, Edge of Cutoff Frequency, Face FDTHRU Feed Through FEM. Female FLHD Fillister Head FLHD Fillister Head FLFlow Flund Flat, Flat, Fluid FLAT-FF Flund Flow FREQ Frequency FT. Current Gain Bandwidth Product (Transition Frequency); Freq. Foon	IF Forward Current, Intermediate Frequency IN Inch. Inch. Inch. Inch. INCL Inch. Inch. Inch. INCL Internal, Internal INTL Internal INTL Internal, Internal INTL Junction Field Effect Transistor JFET Junction Field Effect Transistor K K K Kelvin, Key, Kilo, Potassian INRLD Knurled
CW Clockwise, Continuous Wave	FXD Fixed	KVDC Kilovalis Direct Current

Table 6-1. Reference Designations and Abbreviations (2 of 3)

Ŀ	PAN-HD Pan Head PAR Parallel, Parity	Т
LED Light Emitting Diode	PB Lead (Metal), Push Button	T., Tab Width, Taper, Teeth,
LG. Length, Long	PC Picucoulomb, Piece,	Temperature, Tera, Tesia,
LaN Linear, Linear Taper, Linearity	Printed Circuit	Thermoplastic (Insulation),
	PCB Printed Circuit Board	
LK,, Link, Lock		Thickness, Time, Timed, Tooth,
LKG Leukage, Locking	P-CHAN P-Channel	Turns Ratio, Typical
LOGO Logutype	PD Pad, Palladium, Pitch	TA Ambient Temperature.
LUM Luminous	Diumeter, Power Dissipation	Tantalum
	PF Pleofurqu' Pipe, Femule	TC Thermoplastic
M , '	Connection: Power Factor	THD Thread, Threaded
	PKG.,,, Pnckage	THK,, P Thick
M Male, Maximum, Mega, Mil,	PLSTC, Plastic	TO Package Type Designation,
Milli, Mode, Momentary,	PNL Panel	Troy Ounce
Mounting Hole Centers, Mounting	PNP Positive Negative	TPO Tapping
Hole Diameter	Positive (Transistor)	TR-HD Truss Hend
MA Milliampere	POLYC Pulycarbonate	TRMR Trimmer
MACH Machined	POLYE Polyester	TRN Turn, Turns
MANY MANY	POT Potentiometer	TRSN Torsion
MAX Maximum	POW Post to the power	TBOOK TILL THE TOTAL TOTAL
MC Hei Molded Carbon	POZI Pozidriy Recess	u
Composition, Megacycle,	PREC Precision	U
Microeirenit, Molded Carbon	PRP Purple, Purpose	tion to the
Composition	PSTN Piston PT Part, Piot. Platinum,	UCD Microcandela
MET Metal, Metallic.	PT Part, Pint, Platinum,	UF, Microfarad
Metallized, Metallurgical	Point, Pulse Time	UH Microlienry
MHZ Megaheriz	PW Power Wirewand, Pulse Width	UL, Mieroliter, Underwriters
MIT Miter		Laboratories, Inc.
MLD Mold, Molded		UNHOND Unhardened
MM Magnetized Material	O	DINIDITE (CONT. C
(Restricted Articles Code):		v
Millimeter	Q Figure of Merit	, a
		V Vanadinm, Variable, Violet,
MOM ,,, Momentary	•	Verte Material Villianium, Vil
MTG Mounting	R	Volt, Voltage
MTLC Mejaille	**	VAC Vacuum; Vulis,
Music Wire	R Range, Red, Resistance,	Alternating Current
MW Milliwatt	Resistor, Right, Ring, Rusin,	VAC/DC Volts, Alternating and
	Rubber-Resio, Run Forque	Direct Current
N		VAR Variable
	REF Reference	VDC Volts, Direct Current
N Fan Ont, Intrinsic Stand	RES Research, Resistance, Resistor	<i>d</i>
Off Railo, Naoo, Nanosecond,	RF Radio Frequency	· W
Nitrogen, None	RGD Rigid	
N-CHAN N-Channel	RND Round	W Watt, Wattage, White,
NH Nanohenry	RR, Renr	Wide, Width, Wire
1971 Published	RVT Rivet, Riveted	
	POP 4 PROPERTY OF A PROPERTY O	
NM Nanometer, Nummetallie	K + 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	W/CP Wire / Conductive Plastic
NO Normally Open, Number .		W/CP Wire / Conductive Plastic W/SW With Switch
NO Normally Open, Number NOM Numinal	S S	W/CP Wire / Conductive Plastic
NO	5	W/CP Wire / Conductive Plastic W/SW With Switch WW Whree Wound
NO, Normally Open, Number NOM	S SAWR Surface Acquistic Wave	W/CP Wire / Conductive Plastic W/SW With Switch
NO	5	W/CP Wire / Conductive Plastic W/SW With Switch WW Wire Wound
NO. Normally Open, Number NOM Numin Numin Negative Positive Negative Positive Negative (Transistor) Num. Numerical Numerical Numerical Numerical	S SAWR Surface Acquistic Wave Resconstor	W/CP Wire / Conductive Plastic W/SW With Switch WW Whre Wound X X By (Used With Dimensions),
NO. Normally Open, Number NOM Numin Numin Negative Positive Negative Positive Negative (Transistor) Num. Numerical Numerical Numerical Numerical	SAWR Surface Acquistic Wave Resonator SEG Segment	W/CP Wire / Conductive Plastic W/SW With Switch WW Wire Wound
NO	S SAWR Surface Acoustic Wave Resonator Segment SGL Single	W/CP Wire / Conductive Plastic W/SW With Switch WW Whre Wound X X By (Used With Dimensions),
NO. Norunally Open, Number NOM Numburl Now Negative Positive Negative Positive Negative (Transitor) NS. Numsecond, Non-Shorting, Nuse NUM Numeric, Numerical Nyl. Nylon (Polyamide)	S SAWB Surface Acquistic Wave Resonator SEG Segment SGL Single Sil Silicon Siquer Inches	W/CP Wire / Conductive Plastic W/SW With Switch WW Wire Wound X X By [Used With Dimensions), Reacting
NO. Normally Open, Number NOM Numin Numin Negative Positive Negative Positive Negative (Transistor) Num. Numerical Numerical Numerical Numerical	S SAWR	W/CP Wire / Conductive Plastic W/SW With Switch WW Wire Wound X X By [Used With Dimensions), Reacting
NO. Normally Open, Number NOM	S SAWR	W/CP Wire / Conductive Plastic W/SW With Switch WW Will Switch X X By (Used With Dimensions), Reacunace NSTR Transistor
NO. Normally Open, Number NOM Numinul NPN Negative Positive Negative (Transistor) NS. Numusecond, Non-Shorting, Nuse NUM Numeric, Numerical NYL. Nylon (Polyamide) O OA Other Restricted	SAWR	W/CP Wire / Conductive Plastic W/SW With Switch WW Will Switch X X By (Used With Dimensions), Reactunice XSTR Translator Y
NO. Normally Open, Number NOM. Number NoM. Number Negative Positive Negative (Transistor) NS. Numsecond, Non-Shorting, Nasc NUM. Numerica, Numerical NYL. Nylon (Polyamide) O OA Other Restricted Articles, Group A (Restricted Articles, Group A (Restricted)	S SAWR	W/CP Wire / Conductive Plastic W/SW With Switch WW Will Switch X X By (Used With Dimensions), Reacunace NSTR Transistor
NO. Normally Open, Number NOM Numinth NPN Negative Positive Negative (Transition) NS. Numsecond, Non-Shorting, Nuse NUM Numerical, Numerical Nyl Nylon (Polyamide) O OA Other Restricted Articles, Group A (Restricted Articles, Cude); Over-All	5 SAWR Surface Acquistic Wave Resonator SEG Segment SGL Single Sil Silicon, Square Inde SL Slike, Slow SLT Slate, Slor, Shute SMA Subministator, A Type (Threaded Connector) SMC Subministator, C Type	W/CP Wire / Conductive Plastic W/SW With Switch WW Wire Wanned X X. By (Used With Dimensions), Reactinice XSTR Translator Y Y1G Yuriam-iron-Garnet
NO. Normally Open, Number NOM Numinul NPN Negative Positive Negative (Transistor) NS. Numisecond, Non-Shorting, Nuse NUM Numerical NYI. Nylon (Polyamide) O OA Other Restricted Articles, Group A (Rewricted Articles Cude); Over-All OD Office Drab, Ontside Diameter	SAWR Surface Acoustic Wave Resonator SEG Segment SGL Single SIL Silicon, Square Inch SL Silicon, Singure Inch SIL Silicon, Singure Inch SIL Silicon, Singure Inch SIL Silicon SILicon SIL Sil	W/CP Wire / Conductive Plastic W/SW With Switch WW Will Switch X X By (Used With Dimensions), Reactunice XSTR Translator Y
NO. Normally Open, Number NOM	SAWR Surface Acoustic Wave Resonator SEG Segment SGL Slincon, Square Inch SL Slikcon, Square Inch SL Slac, Slor, Shuge SMA Shanishature, A Type (Threaded Connector) SMC Subminiature, C Type (Threaded Connector) SPCG Spacing	W/CP Wire / Conductive Plastic W/SW With Switch WW Wire Wound X X By (Used With Dimensions), Resettince XSTR Transistor Y YIG Yttrium-fron-Garnet Z
NO. Normally Open, Number NOM Numinul NPN Negative Positive Negative (Transistor) NS. Numisecond, Non-Shorting, Nuse NUM Numerical NYI. Nylon (Polyamide) O OA Other Restricted Articles, Group A (Rewricted Articles Cude); Over-All OD Office Drab, Ontside Diameter	SAWR Surface Acquistic Wave Resonator SEG Segment SGL Single SI Silicon, Square Inch SL Silicon, Square Inch SL Silicon, Square Inch SMA Submislature, A Type (Threaded Connector) SMC Subminiature, C Type (Threaded Connector) SPCG Spacing SPDTSUBMIN Single Pade Double	W/CP Wire / Conductive Plastic W/SW With Switch WW Wire Wound X X By (Used With Dimensions), Reactinice XSTR Transistor Y YIG Yuriam-iron-Garnet
NO. Normally Open, Number NOM	SAWR Surface Acoustic Wave Resonator SEG Segment SGL Slingen, Supure Luch SL Sliken, Square Luch SL Slike, Slow SLT State, Slnt, Slutted SMA Subministature, A Type. (Thrended Connector) SMC Subministature, C Type (Thrended Connector) SPCG Spacing SPDTSUBMIN Single Pate Double Throw, Subminist	W/CP
NO. Normally Open, Number NOM	5 SAWR Surface Acoustic Wave Resonator SEG Segment SGL Silicon Square Inch SL Silicon Square Inch SL Silicon Square Inch SL Slace, Slow SLT Stace, Shin, Shined SMA Subministature, A Type (Threaded Connector) SPCG Subministature, C Type (Threaded Connector) SPCG Spacing SPDTSUBMIN Single Pole Doubbe Throw, Subministature SPST Single Pole Single Throw	W/CP Wire / Conductive Plastic W/SW With Switch WW Wire Wound X X By (Used With Dimensions), Resettince XSTR Transistor Y YIG Yttrium-fron-Garnet Z
NO. Normally Open, Number NOM. Number NoM. Number Negative Positive Negative (Transistor) NS. Numsecond, Non-Shorting, Nase NUM. Numerica, Numerical NYL. Nylon (Polyamide) O O OA Other Restricted Articles, Group A (Restricted Articles, Group A (Restricted Articles, Group Department of Do Olive Drab, Outside Diameter OP AMP. Operational Amplifice OPT. Optical, Option, Optional P	SAWR Surface Acoustic Wave Resonator SEG Segment SGL Single SIL Silicon, Square Inch SL Silicon, Singure Inch SL Silicon, Singure Inch SL Silicon, Singure Inch SL Silicon, Square Inch SMA Subministature, A Type (Threaded Connector) SMC Subministature, C Type (Threaded Connector) SPCG Spacing SPDTSUBMIN Single Pole Double Throw Subministature SPST Single Pole Single Throw SQ Supare	W/CP Wire / Conductive Plastic W/SW With Switch WW Wire Wound X X By (Used With Dimensions), Resettince XSTR Transistor Y YIG Yttrium-fron-Garnet Z
NO. Normally Open, Number NOM. Number NoM. Number Negative Positive Negative (Transistor) NS. Numsecond, Non-Shorting, Nase NUM. Numerica, Numerical NYL. Nylon (Polyamide) O O OA Other Restricted Articles, Group A (Restricted Articles, Group A (Restricted Articles, Group Department of Do Olive Drab, Outside Diameter OP AMP. Operational Amplifice OPT. Optical, Option, Optional P	5 SAWR Surface Acoustic Wave Resonator SEG Segment SGL Silicon Square Inch SL Silicon Square Inch SL Silicon Square Inch SL Slace, Slow SLT Stace, Shin, Shined SMA Subministature, A Type (Threaded Connector) SPCG Subministature, C Type (Threaded Connector) SPCG Spacing SPDTSUBMIN Single Pole Doubbe Throw, Subministature SPST Single Pole Single Throw	W/CP Wire / Conductive Plastic W/SW With Switch WW Wire Wound X X By (Used With Dimensions), Resettince XSTR Transistor Y YIG Yttrium-fron-Garnet Z
NO. Normally Open, Number NOM	SAWR Surface Acoustic Wave Resonator SEG Segment SGL Single SIL Silicon, Square Inch SL Silicon, Singure Inch SL Silicon, Singure Inch SL Silicon, Singure Inch SL Silicon, Square Inch SMA Subministature, A Type (Threaded Connector) SMC Subministature, C Type (Threaded Connector) SPCG Spacing SPDTSUBMIN Single Pole Double Throw Subministature SPST Single Pole Single Throw SQ Supare	W/CP Wire / Conductive Plastic W/SW With Switch WW Wire Wound X X By (Used With Dimensions), Resettince XSTR Transistor Y YIG Yttrium-fron-Garnet Z
NO. Normally Open, Number NOM. Number NoM. Number Negative Positive Negative (Transistor) NS. Numsecond, Non-Shorting, Nase NUM. Numerica, Numerical NYL. Nylon (Polyamide) O O OA Other Restricted Articles, Group A (Restricted Articles, Group A (Restricted Articles, Group Department of Do Olive Drab, Outside Diameter OP AMP. Operational Amplifice OPT. Optical, Option, Optional P	5 SAWR Surface Acoustic Wave Resonator SEG Segment SGL Silicon, Signare Inch SL Silicon, Signare Inch SLT Slate, Slott, Slotted SMA Subministatore, CType (Threaded Connector) SPCG Spacing SPDTSUBMIN Single Pole Double Throw, Subministratore SPST Single Pole Single Throw SQ Supare SST Stathless Steel	W/CP Wire / Conductive Plastic W/SW With Switch WW Wire Wound X X By (Used With Dimensions), Resettince XSTR Transistor Y YIG Yttrium-fron-Garnet Z

Table 6-1, Reference Designations and Abbreviations (3 of 3)

		***	MULTIPLIERS	
		Abbreviation	Prefix	Multiple ,
•		т	tera	t0 ^{tz}
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	G	ajen -	10 ⁹
		M	megu	10 ⁶ .
	• '	k	kito	10 ³
		da	deka	10
		d	deri	10-1
		¢.	centi	10-2
		ភា	milli	. 10 ⁻³
1		μ	mlem	. 10 ⁻⁶ .·
	1	n	nggo	10-9
		p	pico	10-12
		f	femto	10***
		a	atto	10-18

Table 6-2. Manufacturers Code List

Mfr. No.	Manufacturer Name	Address	Zip Code
00000	ANY SATISFACTORY SUPPLIER DOW-KEY CO INC ALLEN-BRADLEY CO TEXAS INSTR INC SEMICOND CMPNT DIV HP DIV OI OPTOFLECTRONICS GE CO SILCONE PRODUCTS BUS DEPT SMALL PARTS INC SPECTROL ELECTRONICS CORP FERROXCUBE CORP RAYCHEM CORP RICHCO PLASTIC INC CHOMERICS INC HEYMAN MFG CO THOMAS AND BETTS CO INC BUSSMAN MFG DIV OF McGRAW-EDISON CO COMMERCIAL PLASTICS CO FEDERAL SCREW PRODUCTS CO MOTOROLA SEMICONDUCTOR PRODUCTS FEDERAL MOGUL CORP RBR AND PLASTIC GROUP		
00471	DOW-KEY CO INC	BROOMFIELD, WY	80020
01121	ALLEN-BRADLEY CO	MILWAUKEE, WI	53204
01295	TEXAS INSTR INC SEMICOND CMPNT DIV	DALLAS TX	75222
01542	HP DIV OI OPTOELECTRONICS	PALO ALTO CA	94304
01613	GE CO SILICONE PRODUCTS BUS DEPT	DALLAS, TX PALO ALTO, CA WATERFORD, NY	12188
01808	SMALL PARTS INC	COSTA MESA CA	92626
02111	SPECTROL ELECTRONICS CORP	COSTA MESA, CA CITY OF IND, CA	91745
02114	FERROXCUBE CORP	SAUGERTIES, NY	12477
02145	RAYCHEM CORP	MENLO PARK, CA	94025
02201	RICHCO PLASTIC INC	CHICAGO, IL	60646
02923	CHOMERICS INC	WOBURN, MA	01801
03480	HEYMAN MEG CO	KENTWORTH, NJ	07033
04225	TROMAS AND RETTS CO INC	ELIZABETH, NJ	.01033
04480	RUSSMAN MEG DIV OF McCPAW-EDISON CO	EADTH CITY MO	63178
04495	COMMERCIAL PLASTICS CO	MINDELEIN II	60060
04604	FEDERAL CODEW DRODUCTS CO	EARTH CITY, MO MUNDELEIN, IL CHICAGO, IL	60000
04713	MOTOPOLA SEMICANDUCTOR RECOVERS	CHICAGO, IL	81909
04748	FEDERAL MOGUL CORP RBR AND PLASTIC GROUP	SANTA CLARA, CA	95050
04805	ILLINOIS TOOL WORKS INC SHAKEPROOF	DETROIT, MICH	48235
04828	TIMETRIAN PROPRIOTE INC.	ELGIN, IL	60120
05347	THE TERM TROUBLE AND CHEST CAR CORD	CLEVELAND, OH	
06665	DREGISTON MONOR PRIMARY AND CHEMICAL CORP	NEW YORK, NY	10013
07263	FARCUSION MONOLITHICS INC	PHOENIX, AZ	85008
08666	PANEL COMPONENTS FOR DOR DIV	MOUNTAIN VIEW, CA	94042
17856	PANEL COMPONENTS CORPORATION	SANTA ROSA, CA	95401
	SILICONIX INC	SANTA CLARA, CA	95054
18324	SIGNETICS CORP	SUNNYVALE, CA	94036
19701 .	MEPCO/ELECTRA CORP	MINERAL WELLS, TX	76,167
24046	TRANSITRON ELECTRONIC CORP	WAKEFIELD, MA	01880
24355	ANALOG DEVICES INC "	NORWOOD, MA	02653
24546	CORNING GLASS WORKS (BRADFORD)	BRADFORD, PA	16701
27014	NATIONAL SEMICONDUCTOR CORP	SANTA CLARA, CA	95051
28480	HEWLETT-PACKARD CO CORPORATE HQ	PALO ALTO, CÁ	94304
29832	TELEDYNE PHILBRICK NEXUS	DEDHAM, MA	02026
3L5B5	RCA CORP SOLID STATE DIV	SOMERVILLE, NJ	
30161	AAVID ENGINEERING INC	LACONIA, NH	03246
34335	ADVANCED MICRO DEVICES INC	SUNNYVALE, CA	94086
34649	INTEL CORP	MOUNTAIN VIEW, CA	95051
51642	CENTRE ENGINEERING INC	STATE COLLEGE, PA	16801
52063	EXAR INTEGRATED SYSTEMS INC	SUNNYVALE, CA	94086
52763	STETTNER-TRUSH INC	CAZENOVIA, NY	13035
56289	SPRAGUE ELECTRIC CO	NORTH ADAMS, MA	01247
72136	ELECTRO MOTIVE CORP	FLORENCE, SC	06226
75915	ILLINOIS TOOL WORKS INC SHAKEPROOF TINNERMAN PRODUCTS INC UNITED MINERAL AND CHEMICAL TORP PRECISION MONOLITHICS INC FAIRCHILD SEMICONDUCTOR DIV PANEL COMPONENTS CORPORATION SILICONIX INC SIGNETICS CORP MEPCO/ELECTRA CORP TRANSITRON ELECTRONIC CORP ANALOG DEVICES INC CORNING GLASS WORKS (BRADFORD) NATIONAL SEMICONDUCTOR CORP HEWLETT-PACKARD CO CORPORATE HQ TELEDYNE PHILBRICK NEXUS RCA CORP SOLID STATE DIV AAVID ENGINEERING INC ADVANCED MICRO DEVICES INC INTEL CORP CENTRE ENGINEERING INC EXAR INTEGRATED SYSTEMS INC STETTINER-TRUSH INC SPRAGUE ELECTRIC CO ELECTRO MOTIVE CORP LITTELFUSE INC TRW CAPACITOR DIV	DES PLAINES, IL	60016
84411	TRW CAPACITOR DIV	OGALLALA, NE	69153

Table 6-3, Replaceable Parts

Reference	HP Part	c	·		Mfr	
Designation	Number	D	Qty	Description .	Code	Mfr Part Number
				*		
	100					
AIA1	00853-40001	4		DIGPLAY CONTROL AGGERBLY	20480	08853-60001
0101061	1990-0407	7	ย	LED-LAMP LUM-INC=INCD IF=EUHA-HAX BVF=5V	20.489	1090 D487
ALIAIA .	1051-6861	7	t	CONNECTOR 20-PIN N POST TYPE	20490	1781-6861
ALAIRI ALAIRU ALAIRA	2100~3631 2100~3631 2690~3445	5 5 2	2	REDIGTOR-UAG CONTROL OF TON THE LIN REDIGTOR-UAG CONTROL OF THE TOX LIN REDIGTOR 348 12 .LOSW F TO-0-108	20400 20400 24546	2100-3631 2100-3631 C4-178-T0-3468-F
AIALBI AIAISI2 AIALG3 AZAISA	3101-2185 3101-2185 3101-2124 3101-2124	5555	я 2	DWITCH-PB 4-DIATION LORN C-C SPACING BAITCH-PB 4-DIATION JANN C-C SPACING BAITCH-PB DPDT ALING 125A 115VAC BAITCH-PB DPDT ALING 125A 115VAG	28480 28489 28488 28489	3101-2185 3101-2105 3101-2104 3101-2124
ALAISA ALAISA	3101-2109	ÿ	. 8	OWITCH-PROPROT HOM . LZTA 135VAG SAVECT AZEAL, HOM TODO MY-HOTHE	28480 28480	3101-2109 3101-2109
HTHIOU	2181-5184	"		a second control of	£)14194 .	9101-5104
A2	0.00099-2000	n	3	BIGHLAY ABJUST ASSENSEY	PB406	aun#3-60882
ACF.1 ACF.2	0360-1780 0360-1700	7	5	CONNECTOR-OCL CONT PIN .045-IN-BOC-BY BG CONNECTOR-OCL CONT PIN .045-IN-BGC-DZ SQ	.28488 20480	0340-1786 0340-1788
USH11	03H0-1512	7	. 1	NTANDREF - 9HH). H3.C	28480	0300-1512
APR1 APR2 APR3 APR4	2105-4007 2105-4007 2105-4007 2106-4016	1676	2	REGISTOR-VAR 1 MEGDAM 10X 17 REGISTOR-VAR 5K OMM 16X 1T REGISTOR-VAR 25 X 10X 1T REGISTOR-VAR 5K DIM 18X 11	20400 20400 28400 20400	2190-4007 2100-4010 2100-4009 2100-4010
A3 2	00053-60003	ایا	,	DIOPLAY POURH GAPELY AGREEDLY	20100	001/53-60003
A301 A302 A303 A304 A305	0160-3456 0150-3454 0160-0114 0160-0291 0160-4004	8 4 1 3 B	1 21 24 17	CAPACITOR-PXD 1000PF +- 10% IKVDC CER CAPACITIR-PXD 020PF +- 10% IKVDC CER CAPACITOR-PXD 6.4U/F +- 10% 35VDC 1A CAPACITOR-PXD 11/F +- 10% 35VDC 1A CAPACITOR-PXD 11/F +- 10% 35VDC 1C	20401 20400 56209 56209 56209	0100 3486 0160-3454 15806858984598 15801358983568 0160-4084
A3C6 A3C7 A3C8 A3C9 A3C3 b	03(05-22/3 03(05-0116 03(05-0116 03(05-01)4 0360-40(14 0360-40(14	3 1 3 8 0		CAPACTION-FAC LIFE-ING UNDER CA CAPACTION-FAC ALL-+3HS, A CAR-ACTIONAL CAPACTION-FAC LIFE-INGINE CAPACTION CON CAPACTION-FAC LIFE CAPACTION CON CAPACTION CAPACTION CAPACTION CAPACTION CAPACTION CAPACTION CAPACTION CAPACT	56209 56209 56209 20400 20400	15801853903567 1580685903569 1580185493568 0160-4084 0160-4084
A:5011 A:3012 A:3012 A:3014 A:3015	0144-0791 0140-0412 0140-5214 0160-6116 6140-4002	3 0 1 0	1	CAPACITON-FAID 196 LET 35VDC TA CAPACITON-FAID OBBOUF P5-10% 35VDC AL CAPACITON-FAID 196 CAPACITOR FAI CAPACITON-FAID 16 SHE+-10% 35VDC IA CAPACITON-FAID 16 10% 180VDC CEP	56209 28400 26405 56209 26406	15011153983567 0100-0412 0140-5734 1505453905582 0140-4002
A3016 A3517 A3510 A3514	0160-5198 0160-5198 0160-619 0160-619	¥ 9 8	19	CAPACITOR-PAR , 034/F 1-10% MODULG CEH CAPACITOR-PAR , 034/F 3-10% BORNEG CER CAPACITOR-PAR , 110/F 3-10% MODULG CER CAPACITOR-FAR , 10/F 3-20% MODULG CER	20400 20400 26400 26400	0160-2100 0160-2100 0160-4094 0160-4094
AACR1 AACR2 AACR3 AACR4 AACR3	1901-0050 1901-0743 1901-0743 1901-0743 1901-0743	1 1 1	.37 28	DINDE-PUN PICTON DIN PROVIN END 01-35 DINDE-PUN PICT INADEA ANDU IA DI-41 DINDE-PUN RECT INADEA ANDU IA LI-41 DINDE-PUN RECT INADEA ANDU IA DI-41 DINDE-PUN RECT INADEA ANDU IA DI-41	20400 01295 01295 01295 01295	1901-0050 SH4004 SH4004 SH4004 SH4004
A3084 A3087 A4088 A3089 A30810	1951-0947 1901-0050 1961-6943 1901-0947 1901-6943	1 3 1 2 1		DIDDE-PHH RECT INADGA 400V 1A DII-41 DIDDE-SUTTEMENT BOV BODNA 2ND DII-3N DIDDE-PHH RECT INADGA 400V 1A DII-41 DIDDE-PHH RECT INAGGA 400V 1A DII-41 DIDDE-PHH RECT INAGGA 400V 1A DII-41	01295 20400 01295 31295 01295	184804 1701-01150 184804 184014 184004
ASCRIT ASCRIZ ASCRIZ ASCRIZ ASCRIZ	1981-0743 1981-0662 1981-0662 1981-0662 1981-0662	1 3 3 3 3	4	DIODE-PUR RECT IN4834 488V 16 DO-41 DIODE-PUR RECT TORV 66 DIODE-PUR RECT TORV 66 DIODE-PUR RECT TORV 66 DIODE-PUR HECT TORV 66	01895 64713 64713 64713 64713	184004 H0751 H9751 H9751 H9751
AJER16 ASCH17 ASCH1R ASCH19 AJERCO	1901-0743 1701-0743 1901-0050 1901-0050 1901-0743	1 - 357 1	•.	DINDE-PUR RECT IMAGGA 4630 IA BIT-41 STROT-PUR RECT IMAGGA 4630 IA BIT-41 DINDE-MULTCHING NOW JORNA 284 BIT-35 DINDE-SUTTENING NOW 2018A 284 BIT-35 DINDE-SUTTENING NOW 2018A 284 BIT-35 DINDE-SUR RECT IMAGGA 4600 IA BIT-41	01095 01295 20400 20400 20400 01295	5N-4004 38-004 59-01-0050 1901-0050 1N-4004
ASER21	1991-0743	1		DINDE-PWR REGT ENABLE 400V 1A DD-41	01295	3841174
	•					
		ıl	ì			· '

See introduction to this section for ordering information *indicates factory selected value

Table 6-3. Replaceable Part

	100		Table 6-3. Replaceable Parts		•
Reference Designation	HP Part Number	Qty	Description	Mfr Code	Mfr Part Number
A3081 A3082 A3083 A3084	1970-0407 1978-5487 1970-0487 1970-6487	7 7 7	LED-LAMP LUM-THIESTED TE-SUMM-MAX SUM-SU LED-LAMP LUM-THIESTED TE-SEMA-MAX SUM-SU LED-LAMP LUM-THIESTED TE-SEMA-MAX SUM-SU LED-LAMP LUM-THIESTED TE-SEMA-MAX SUM-SU	20480 20480 20480 20480 20480	5392-4504 5097-4504 5987-4594 5007-4504
ARFI ARFI ARFI ARFA	2110-0333 2110-0333	3 t 9 4 9 1 t	FUEE TA 1250 OTO .85%,P7 FUEE 1.56 1250 .82%.27 FUEE 1.56 1250 .23%.27 FUEE 1.56 1250 HEB .881%.693	29490 29400 29400 29400	2110-0610 2110-0334 2110-0333 2110-0343
SIEA SIEA ELEA	1283-7564	3 1 9 1 0 1	CONNECTOR D-PIN M PODT TYPE CUMMENTOR-HEADER 14 M LE CUMMENTOR-MEADER 6 M 18	28400 28400 28480	1251-5093 - 1251-7564 1251-7567
AIHP1 AIMP2 AIMP3 AIMP4 AIMP5	1205-0047 0515-0211	6 10 B 4 B B 7 13 7 3	COMMITTEE OF THE THE STATE OF THE COMMITTEE OF THE COMMIT	28400 20480 60000 29480 29480	1261-2313 1200-0643 08000 97 07 168 (PT104 7856-6872 0349-0847
ATHPA ATHPA ATHPA ATHPA ATHPA	0515-0407 2170-0005 0515-0105	6 3 4 3 0 R 7 R	INGULATOR-KOIS THRM-CHOCT ICREW-MACH MS X g.G TORM-LG PAR-HO WARDAR-KL EXT T NI. 4 .114-(N-2D ICREW-MACH MS X G.S TERR-LG PAR-HO NUT-MEX DOL-CHARM MS X G.S E.AMM-HO	204190 07 60 211400 211400 00000	D: 14B-0064 ORDER BY DEACRAPTION 2170-0005 OB15-6185 ORDER BY DECERIPTION
A3MP11 A3MP12 A3MP13 A3MP14 A3MP15	2689-0129 00853-20030	1 1 8 4 0 0 5 1	INGULATOR MUTA HICA GRANDOFF-RVT-IDN 14-hb-LG 6.12-hb-GD 186 GREE-MACH 18-32, 312-TM-LG PAN-HD-PRZI HEAT UZHK-UIRPLAY POWIS MACHER LM INNI, T. M. 18, 196-IM-ID	28486 80896 96 909 28466 26460	OHAG (AO ORDER DY DESCRIPTION ORDER BY DUNCKIPTION NOVEL-20030 2190-0011
400A 202A 202A 400A 400A	1854-0232 1053-1021	8 2 2 7 7 1	HAMDITION NPN CHAP41 NT ID-A6 PD-NAM HAMBISTOR NPN NZ TD-39 PD-14 FFT-NAMI HAMBISTOR NPP ZMSA14 GT TG-5 PN-14 HAMBISTOR NPN NI TO-39 PD-14 FFT-SCHIL HAMBISTOR NPN NI TO-39 PD-14 FFT-SCHIL HAMBISTOR NPN NI 10-39 PD-14 FFT-SCHIL	31555 29486 31575 20486 20486	0H4240 1054-9232 (H544 1054-9232 1554-00312
A395 A392 A398	1094-0201 1004-0073 1094-0073	4 2 2 2	THYRISION-BUR 2MANOS IN-220AD VRRH-100 INVESTINA-SER 10-3 VRRH-100 INVESTINA-BUR TO-3 VRRH-100	04713 20400 20400	08/686 1084-8823 1884-6923
A3R1 A3R2 A3R0 A3R6 A3R6	8757~0279 0693~1805 8698~3260 0690~3405 8690~3103	0 9 5 3 9 2 4 1	REGINTOR 7.10M 1% 120M F TE-B100 REGISTION 18 6% 100M F TE-MOV-500 REGISTION 48 6% 120M F TE-9-100 REGISTION RAIK 1% 150M F TE-9-100 REGISTION 3.10M 1% 150M F TE-8-100	24546 01121 284UD 24546 24546	D4-1/0-70-3161-9 CR1085 0898-3740 D4-1/0-70-3031-F
A3R9 A3R9 A3R10 A3R12 A3R12	0757~0855 0698-3439 0757-0278	7 L B L 4 3 9 7	RESIGTOR 56, PR 12 .5W F 10-00-160 PC31010R -60, 1H 32 .5W F 10-00-160 RESIGTOR 170 12 .125W F 10-00-160 RESIGTOR 170 12 .125W F 10-00-160 RESIGTOR 1-70M 12 .125W F 10-00-160 RESIGTOR 163 12 .125W F 10-00-160	20410 20400 24046 24546 24546	0757-0854 0757-0855 C4-170-186-1918-F C4-178-10-1701-F C4-178-10-1888-F
A3813 A3814 A3815 A3814 A3817	8698-3439 8252-8485	9	REDIGIOR 1.70m 1% .125M F 1C=0+-180 RECEDIOR 170 1% .125M F 1C=0+-180 RFNC10R 162 7% .125M F 1C=0+-180 RBESIOR 42c 1% .125M F 1C=0+-180 RESENIOR 261 1% .125M F 1C=0+-180	24546 24546 24546 24546 24546	C4-178-TF 1791-F C4-179-TF-130R-F C4-179-TF-130R-F C4-179-TF-300R-F C4-178-TF-201F-F C4-178-TF-201F-F
A3818 A3819 A3820 A3821 A3822	8737~9346 2189-1771	0 23 2 14 0 4 0	REBIGIOR INT IX .126W F IC-00100 REBIGIOR ID 1X .126W F IC-00100 REBIGIOR TERM JOO DX UM ICF-003 1-18H REBIGIOR TRANK 200 DX UM ICF-003 1-18P REBIGIOR IX 180W F IC-00100	24546 24546 20408 20408 24546	C4-1/B-TD-101-F C4-1/B-TD-10BU-F R10B-1771 C4-1/B-TD-1701-F
A3823 A3824 A3825 A3826 A3827	0690-8036 ' 0757-0278 ' 0757-0401 (7 1 9	REGIONAL STATE TO THE TOTAL STATE OF REGIONAL STATE OF THE STATE OF TH	24546 24546 24546 24546	64-178-10-1007-F HF46178-170-5901-0 G4-178-170-1905-F G4-178-10-101-F G4-170-18-1888-F
A3829 A3829 A3830 A3831 A3832	2180-0580 7)))	ARMINITE THAN LOR 5% WE TOP-ADJ 1-18H WHILDTON 75H 1% LEMM F TO-81-10H REMINITE THAN BERN LOR C THE ADJ 1-18H REMINITE THAN BOWN LOR C THE ADJ 1-18H REMINITE THAN BOWN LOR C THE ADJ 1-18H REMINITE ACT 1% LEMM F TO-81-18H	2040b 24546 20400 20400 24546	2180-1770 04-170-10-7500-F 2180-8500 8180-8500 04-178-10-4528-F
A1833 A3834 A3835	10670-3447	:	REGIOTA 420 1% 1058 F IC-0+100 REGIOTA 409 1% 1050 F IC-0+100 REGIOTA 409 1% 1050 F IC-0+100	24546 24546 24546	D4-17B-10-42EH-F G4-17G-16-4PER-F G4-17B-10-4EEH-F
A31P1 A31P2 A31P3 A11P4 A31P3	9369-0535 9369-9535 9369-9535	45	TERMINAL TERT POINT PER LEHGING, TERT POINT PER TERMINAL TERT POINT PER TERMINAL TERT POINT PER TERMINAL TERT POINT PER	00606 00000 00000 00000 00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER DY ESCERIPTION ORDER DY DESCRIPTION
A31P5 A31F7	0360+0535 0360-0535		TARMINAL TEST POINT POR TARMINAL TEST POINT POR	pinas oggan	CHOCK BY BUCKERIPTION

Table 6-3. Replaceable Parts

Reference Designation	HP Part Number	CD	Qty	Description	Mfr Code	Mfr Part Number
A301 A302 A303 A304	1026-0393 1026-0321 1026-0327 1026-0631	7 0 9 6	2 1 1 1 1	TE V 90178 TD-229 CD V 81H.TR TO-229 TE 332 V 90118 TD-229 TE-338K M1298EB	27884 04713 27884 20480	LH317T HI7912CT LH337T 1026-0631
A3981 A3982 A3983 A3984 A3985	1702-3059 1702-0793 1702-0793 1702-0793 1702-0860	h 3121 21	2 3 4 2	DINEC-ZNR 7,030 5X 00-35 PD=.44 DINEC-ZNR 18944 (1.70 5X 00-7 PD=.54 DINEC-ZNR 18944 (1.70 5X 00-7 PD=.54 DINEC-ZNR 6,190 5X 00-35 PD=.44 DINEC-ZNR 6,190 5X 00-35 PD=14 TC=+,060X	20400 04713 J4713 20480 20480	1702-3059 18744 18744 1702-8647 1703-0668
A 1986 A 1982 A 5980	1902-3468 1902-3283 1902-3 123	7 0 0	2 0	BINDF-ZNR HR.AV 2X DN-7 PD=.44 TC=+.081X DINDC-ZNR 17.44 2X DD-35 PD=.44 BINDG-ZNR 17.44 2X DN-35 PD=.44	20488 29483 20488	1982-3462 1982-3223 1982-3833
A4 A4A1 A4C1 A4C2 A4C3 A4C4 A4C4	08569-60006 08569-60006 0100-0141 0100-0141 0100-0141 0100-0141 0160-03665 0160-4297	902220	1 1 1 1 1	DIGH-VOLTAGE DINER BUPPLY ADJENDLY TRANSFORMER-HIGH VOLTAGE EAPACTICE-FAXD SBUFF-975-10% BOUDE AL CAPACTICE-FAXD SBUFF-975-10% BOUDE AL CAPACTICE-FAXD SBUFF-976-10% BOUDE AL CAPACTICE-FXD SBUFF-976-10% BOUDE AL CAPACTICE-FXD SBUFF-976-10% BOUDE AC CAPACTICE-FXD SBUFF-976-00% BOUDE GR	20408 28480 55289 54609 54609 20480 56689	005.69-40105 0660-60000 3005.66000000 3005.660000000 3005.6600000000 3005.60000000000000000000000000000000000
A4E6 A4E8 A4E8 A4E18	0160-4897 0160-4694 0170-0040 0165-4051 0160-4051	10 0 9 9 9	1	CAPACITIME ENG. 043-00110006 RA- CAPACITIME SALE OF SA	56709 20486 36209 2040 2040	CBP3F1B1H22AYSP2-UDH B16D-49B4 2Y2FAYAY2 D16D-4B51 D16D-4B51
0.4011 84012 0.4013 0.4014 0.4015	0160-0162 0160-0694 0160-0269 0160-0684 0160-0684	STREE	1 1	CAPACIDADES DE + DESCRIPTOR DE L'ACTUARDA DE L'ACTUARDA DE L'ACCUARDA DE	201480 201480 26289 28480 201480	0760-0162 0760-0614 (1887-856170162 0361-0614 0360-485)
64016 6 1617 6 1619 6 1619	8100-9249 0168-3665 8168-8604 0168-9684 8168-4051	20040		CAPACITOR-TRO 10F-700-107 109MED AL CAPACITOR-TRO 018F (NO-70% BORVAC CYR CAPACITOR-FRA 1300FF +-20% ANNO CAPACITOR-FRA 100FF +-20% ANNO CAPACITOR FRA 10FF +-20% ANNO	56209 20400 20400 20400 20400	3803 056 800A2 03A2-36A5 03A0-8A14 03A0-0A04 01A0-4853
A4080 A4080 A4084 A4084 A4085	1901-0050 1901-0050 1901-0020 1901-0020 1901-0020	3 3 5 5	24	DIUDE DUITCHING HEY 20000 (NO BO-35 BIDDE-BAITCHING HEY 20000 (NO BO-35) BIDDE-BAITCHING HOY 75000 NO CO BIDE -DAN HEET 4300 75000 DU-29 BIDE-BAITCHING HEET 4300 75000 DU-29	20480 80400 20400 20488 20488	1781 - 0858 1781 - 8858 1781 - 0870 1781 - 8878 1781 - 0878
NACRA NACRY NACRY NACRY NACRY	1931-0858 1941-056 1941-7629 1941-0639 1941-0639	50555		BIODE-BATTCHING ON DOBNA 2NI DE-35 BIODE-BATTCHING ON DOBNA 2NI DE-35 BIODE-PAR RECT 4000 750NA 00-029 BIODE-PAR RECT 4000 750NA 00-029 BIODE-BAR HECT 4000 750NA 00-029 BIODE-BAR HECT 4000 750NA 00-029	2(14)(0 2(14)(0 2(14)(0 2(14)(0 2(14)(0)(0	1701-0050 1701-0050 1701-0050 1701-0050 1701-0050
A9CR1 1 A9CR13 A9CR13 A4CR14 A4CR15	1901-002H 1901-002H 1901-002H 1901-002H 1901-002H	110000		DIDER FUR REET ANDV ZSAMA RU-CV DIDER FUR HEET ANDV ZSAMA RU-CV	2(1408 2(1490 2(1490 2(1490 2(1400	1781 9838 1781-9828 1781-9828 1781-9828 1781-8828
A4F1 .	2110-0091	"	,	FUNDE 16 SHIP WITH 1.85MLPS PL HOT MICHIGADO.	79419	.112001
V413	1094-4688 1991-4316	1	1	CONNECTOR 3-PIN N POST 14PC CONNECTOR 2-PIN N POSE TYPE.	2040h 2040t	1751-4602 1751-45(6
64L1 64L2 64L3	9140-0171 9140-0171 9140-0129	3		DEBAS, XORYS. STANDER, OLHERO UNIVERSITATION INDUSTRIE REPORT OF ARREST STANDERS OF THE PROPERTY OF THE PROPER	20400 20400 20400	7140-0371 9140-0171 9140-0179
A THP I CAMPC CAMPC CAMPC CAMPC CAMPC	14HB-0073 2110-0264 2200-0111 2260-0084 2510-0294	6 11 2 3 4		PIN-ROLL LOAD-EN-DEA (28 FN-LG BE-EU ENGENOLDER CLIP TYPE, 250-ENDE BERU HARD 4-40 (3-14-LG PAN HO-PET) NOF-HEN-VALENRA 4-40 (10) (794-10) HIS GEREN-HARDLO-32 1,25-14 (3 PAN HO-BET)	20400 20400 00000 00000	LAUG-BETS 27110-02/9 ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION
ልሳበትዕ ሲሳለቅን ስፋክትነ ሲሳለቅን ስላለትነ ሀ	2506~9012 4040~0254 5040~0454 .065549~00011 00567~00006	1 0 4		NUT-THEX-ODE-CHAM (0-326-148) (125-48-148) EXTHEPE DE DED POLYG (066-00-THAM) TECHNAL COMMINDE TROUB HERE VILLED (080-01-146-VILLED) (066-01-148-)	33000 20400 20400 20400 20400	DUDEN BY BESCHIPTION ABAG-07th ABAG-08th (NAG-08th 00569-000b BB169-000b6
A4HF11 A4HF12 A4HF13 A4HF13 A4HF13	1240~0043 1730~0001 1204~0174 1205~3095 1251-0600	0 0 0	7 17 11, 5	INDIA TUB-METAL ALUMENUM INDIA ATUB ACCENTANT DE MATERIA DE MATERI	20400 20400 20400 30161 201408	1298 - 90 43 120 4 - 09 01 1206 - 9 17 3 12239 1234 - 96 90
6101 6103 6433	1054-0514 1854-6464 1054-0361	0	1 20	TRANDICTOR MPM PMSD27 ST TO 3 PD*INGU TRANDICTUR MPM BT TO:10 PD*368M4 TRANDICTUR MPM PM*2A2 ST TO 8 PD*64	84733 20400 04713	2M5077 LD54-9404 2M4039
		-				

Table 6-3. Replaceable Parts

lanie 6-3. Heplacedne Palts							
Reference Designation	HP Part Number	C	Qty	Description	Mfr Code	Mfr Part Number	
A4R1 A4R2 A4R3 A4R4 A4R5	0757-0279 8448-0844 0757-0339 0100-3841 0757-0465	0 2 2 5 6	13 1 1 14	RETIOTION 3.16M 3% .125M F TC=0-101 RESISTEN 2.15% 1% .125M F TC=0-100 RESISTEN 1.1M 1% .5M F TC=0-100 RESISTEN FTM FTM LTX .5M F TC=0-100 REGISTEN FTM FTM LTX .5M F TC=0-100	24546 24546 28460 02(1) 24546	C4-1/8-T0-3161-F C4-1/8-T0-P101-F 9257-0349 43508 C3-1/8-T8-1003-F	
A4R6 A4R7 A4R8 A4R9 A4R10	0757-0465 8683-2265 0757-0401 8696-3162 0698-3484	4 1003	1 3 1	REGISTOR 1804 12 .1204 F TD-0+-180 REGISTOR 224 htt. 254 4FC 127007-1200 REGISTOR 45.45 1254 F TC-0+180 REGISTOR 45.45 12 1254 F TC-0+180 REGISTOR 45.45 12 12 12 12 12 12 12 12 12 12 12 12 12	24546 01 12; 24546 24546 2(1480	D4-170-T8-1903-F EN2265 E4-170-T8-181-F E4-170-F8-4640-F E698-3404	
A4911 A4912 A4913 A4914 A4915	0757-0280 0698-9737 0699-0751 0699-0167 0687-3941	3714	14 1 1 1	REGISTOR IX 1% , 100M F 10-0-100 REGISTOR LOSE 0% , 25M C 01 -0-408/-008 REGISTOR 5, K, SX , 25M C 01-408/-706 REGISTOR 20M AX 1M C TUPE-250 REGISTOR 20M NEW JAM C 10-0-1092	24546 26466 26466 26466 26466	E4-1/G-74-1801-F 6693-8939 8699-8751 6699-8167 E83941	
A4R15 A4R17 A4R18 A4R19 A4R20	8697-8743 8699-3459 2188-3054 8699-8743 8699-8743	9 55 69 9	B 1 1	REINING AND ST. 25M CC. (1:4-400/+0.00 HPURING AND	20400 24546 82111 28460 28480	3699-8743 C4-176-70-2610-F 430503 3699-0743 8699-0743	
A4R21 A4R32 A4R33 A4R24 A4R25	0693-1965 0699-0743 0699-0760 0693-1905 0693-1941	7 9 2 5	. 1	REDISTON 10H bz .25M CC /C20D/+1180 REDISTOR 608 55 .25M CC IC40J/+668 REDISTON 10 52 .25M CC IC40J/+580 REDISTON 10 52 .25M FC III40J/+600 REDISTON 32 MON CC IC40J/+600 REDISTON 32 MON CC IC40J/+600	01121 20406 2040 01121 01121	Chi 045 8677-9743 8678-9741 Chi 065 Eg324	
A4R24 A4R27 A4R2H A4R29 A4R30	0099-0745 0757-0465 0699-0177 0100-3350 0699-0551	96837		REDIETOR ADDA 2.28 MET 174 MOTERNA REDIETOR ADDA 1 17 MOTERNA MOTERNA MOTERNA MOTERNA 17	PD480 R4546 PD480 RD400 ED400	06/99-074/4 C4-17/9-10-10/03-F 06/99-03/20 2130-3/300 06/99-0553	
A4R35 A4R33 A4R33 A4R34 A4R35	0699-0743 0699-0743 0603-1665 0699-0943 0603-1035	クァファカ		96115119 20 463, 25 864 - 4614-4616 REGISTER 450 52, 254 CP 16-402+66 1611161 20 463 20 66 16 16 16 16 16 16 16 16 16 16 16 16	212400 262400 31323 (11420 31324	36.99-8743 86.97-8743 GH 065 86.97-0743 GBI 005	
84TP1 84TP2 84TP3 84TP4 84TP5	03A89535 03A99535 03A99535 03A99535	80.00		NDT AUDIEMEN TERMINAL TEDE PUINT PED TERMINAL TEDE POINT PED TERMINAL TEDE PUINT PED TERMINAL TEDE PUINT PED	00000 3300) 8600! 3303)	DEDUCE BY DESCRIPTION DEDUCED BY DESCRIPTION OFFICE BY DESCRIPTION	
64176	0340-0535	•		TERMINAL TERT POINT PCD	COMMEN	SUBSECT A SECURIOR ASSESSED.	
64U2	1826-0167	3	4	NOT APPEANED SC OF AME PROMPE, TD-99 PAG	30.503	CARDYANT	
A4VR3 A4VR3 A4VR3 A4VR3 A4VR3	1902-004; 1902-3393 2140-0010 2140-0018 1902-3394	48104	1 2	DIDDE-ZMR 5,210.02 CO-05 Pbs.44 DIDDE-ZMR 750 52 DO-7 Pbs.44 TCs.672X CAMP-DID AVA-CT 9000 7000 T-10 DD LAMP-DID AVA-CT 9000 7000 T-2-BL-P DIDDE-ZMR 750 92 DD-7 Pbs.44 FGs.272X	20488 20488 68421 60421 28468	1902-004: 1902-3393 696-63 696-61 1902-3394	
A4088 A4087 A4088	1982-8195 1982-8668 1982-8197	1	1	PEODE-74R 180V 52 PD=10 10-001A BIDDE-28R 180V 52 DD-15 PD=10 TC=> 380V PEODE-74R USV 52 PD=10 TR=50A	20400 20480 20486	1985-0750 1988-0750 1987-0197	
A3	9 III 54-40 197	ij.	1	BATA CONVENTER ABGENILY	FIIADO	Q01653-690119	
ASCI ASC2 ASC3 ASC4 ASC5	8160-3079 0360-3079 0160-3679 0360-3679 0160-0945	7 7 7 7 2	3	LAPALITON-FRO .01() - CUX FRONC COR CAMACTUR-FRO .01()CDX LAROUE FRO CAMACTUR-FRO .01(FCDX LAROUE CUR CAMACTUR-FRO .01(FCX LAROUE) FRO CAMACTUR-FRO .01(FCX LAROUE) MICA	201400 201400 201400 201400 201400	0160 3879 0160-3879 5160-3879 3160-3879 0160-0945	
6504 A207 A308 A309 A509	0160-3022 0160-3029 0160-3079 0160-3079 0160-3079	57777		CAPACITINE FRO 138PT 202 200005 CCF CAPACITINETRO 081FF 202 180005 CFF CAPACITINETRO 081FF 202 180005 CFR CAPACITINETRO 081FF 202 18000 CFR CAPACITINETRO 081FF 202 18000 CFR CAPACITINETRO 081FF 202 18000	20400 20400 20400 20400 20400	0140-3077 0140-3079 0140-3079 0140-3079 0160-3077	
AGE31 ASE32 ASE33 ASE34 ASE35	0160-7079 0160-3879 0160-3879 0160-3879 0160-3879	7 7 7 7 7	.,	DATACTION-PAN (1810) **COST DECUDE FOR CARACTINA-PAN (1810) **COST DATACTIC CARACTINA-PAN (1810) **COST DATACTIC CARACTINA-PAN (1810) **COST DATACTIC CARACTINA-PAN (1810) **COST DATACTIC CARACTIC CARACTINA-PAN (1810) **COST DATACTIC CARACTIC CARACTINA-PAN (1810) **COST DATACTIC CARACTIC CAR	PH 400 PO 400 PO 400 PH 450 PH 400	8368-31179 8360-31179 8360-31179 8360-31179 8468-31179	
A5C16 A5C17 A5C18 A5C19 A3C20	0160-3829 0160-3079 0160-3879 0160-3879 0160-3879	77777		EAPACITICS THE SHIP * 202 130VDC LEH COPACITICS TO CATTERING THE SHIP	20480 80480 20480 20400 20400	0160-3079 0160-3079 0160-3079 8160-3079 0160-3079	
	'.	-					
		_					

Table 6-3. Replaceable Parts

Designation Number D Cry					Table 6-3. Replaceable Parts		
Color	Reference Designation		C D	Qty	Description		Mfr Part Number
CAMPATTON PART PA	A3626 A3622 A3623 A3624 A8625	0160-3879 0100-0197 0160-3077	7 H 7	P	CAPACTINA - TOTAL A-COST SECULDARIA DA CAPACTINA DA CAPAC	20480 56099 20480	01A6-3879 1500225X962HAZ 0248-3879
CAPACITION FABRE MILE 1-202 JOURNET EST CAPACITION FABRE MILE	A1026 A5027 A1028 A1029 A1029	0160-3077 0160-0943 0160-3079	2 7		RED ENVIRON FORM - HOLLEGARD OF HOLLEGARD INTO ENVIRONMENT TO THE CONTROL OF THE	70408 20480 20400	0160-3077 0160-0945 0160-3079
10.00 10.0	A5031 A5032 A5034 A5034 A5034	0160-3079 4165-3879 0166-3879	3			2H400 2H400 2H400	0160-3079 0160-3079 0160-3079
10.00-0.797 1 1 CAPACITOR + NO 2000F C - NR 108 MIL EN DANIEL CAPACITOR + NO 2000F C CAPACITOR + NO 2000F C	A0036 A0037 A0038 A0039 A0040	8740-2204 8140-31179 9340-31179	n		EARACTHU-FXB BUPF + 32 Januar Bich CARACTHIS FAB THUF + 52 Januar Bich CARACTHIS FAB THUF + 202 Landar Bich CARACTHISTH - 50 Januar Caracthistin -	20400 20400 21400	0160-9204 0168-3827 0160-3827
Default Defa	61041 AND42 AND43 AND44 AND45	0160-3079 0160-3079 0160-0599	P 7 7 1 7		GAPARITOR-FWO, MILE - MILE OF THE CONTROL OF THE CONTROL OF THE CONTROL OF THE CAPARITOR OF THE CONTROL OF THE CAPARITOR OF T	26400 26400 26400	0160-3829 0160-3029 0160-0522
CORRECTIONS	AT(CAB AT(CAP AT(CAP AT(CAP AT(CAP	0160-3533 0160-3879 0160-3879	7	1	CAPACITOR-END DENORE + 2% PONDO DEN	201400 201400 201400	0140-3533 0160-3627 3180-3027
100-0116	aden: 15652 15653 15654 15656	0160-3879 0160-3879 0160-3879	777		EARACITEM-FRD 1926 +:102 .3000c (FR EARACITEM-FRD .011F +:102 .3000c (FR EARACITEM-FRD .011F +:202 toolog (FR EARACITEM-FRD .011F +:202 toolog (FR EARACITEM-FRD .011F +:222 toolog (FR	20400 20040 20400	0146 3077 0140-3074 0140 3079
CAPACITION	ADC56 ATC57 ASC58 ASC59 ASC60	0100-0116 0100-0116 0100-0116	1		AT SOUR SEL TO A GO A OFFE ROLLSAGE AT SOUR SEL TO A GULLA OKE SELSAGE AT SOUR SELSAGE A GULLA OFFE ROLLSAGE	56209 56209 56209	15 (British Pagnid) 15 (British Pagnid) 15 (British Pagnid)
1189-1829	4506) 45062 45063 45064 45065	0180-8291 0100-0291 0168-3879	3		CARACTION FRO 110 +-10% INVOIC TA CARACTION FRO 100 +-10% INVOIC TA CARACTION FRO 110 +-10% INVOIC TA CARACTION FRO 111020% INSURE ENA FAMACTION FRO 1011020% INSURE ENA	55209 55209 39480	15001054993560 15001054993060 0160-3029
	3566 3567 3568 3569 35670	0165~4498 0165-0571 0180-0271	ii ā	1	DAMAGITOR FAD THE F- LDZ JANZO; TA	20400 20400 55264	0160-4490 6160-6571 1500185990862
CC27	15071 15072 15073 15074 1507d	6186-0291 6186-0291 6100-0291	3	í .	CAPACITUM-FXD 10F+-10X 35VDC TA CAPACITUM-FXD 10F+10X 35VDC TA CAPACITUM-FXD 10F+-10X 35VDC TA	56299 56209 56209	SAIR.09XAB14941 SAIR.09XXXIII.0074 SAIR.09XXXIII.
CAPACTION=FRS	8676 8677 8679 8679 868	0180-0291 0180-0291 0180-0291	3 3		CAPACITOM-FRO 10F - 10Z 35VDC TA CAPACITOM-FRO 10F 10Z 35VDC TA CAPACITOM-FRO 10F 10Z 35VDC TA	56209 56209	SAMERORKAR 14061 SAMERORKAR 14081 SAMERORKAR 14081
1911-19376 6 3 1107-184 710 70 70 70 70 70 70 7	MCB1 KTC82 KTC83 KTC83 KTC85	0160-3079 0160-4498 0160-3073	7	e .	CAPACITOR-FRO 1076-13% 3500C (A CAPACITOR-FRO 10707 +-02% 3800C CWK CAPACITOR-FRO 3,000 + 0.500 MINOR FRO CAPACITOR-FRO 2000 - 0.500 MINOR CWA 00-30 CAPACITOR-FRO 0.500 - 10% 1000 MINOR CWA 00-30 CAPACITOR-FRO 0.500 - 10% 1000 MINOR CWA	20400 20400 20400	0 69-3077 8 60-4498 8160-3875
1901 - 0339 3 PEODE ON THE THATTYY SMALE 1901 - 0339 1901 - 0339	15091 15092 15093 15094 15095	1911-0326 1901-0339 1911-0326	13		DIDDE GEN PHE DOV SOME DE US DIDDE-ON SIG DENOTINY DIDDE-GEN POP DOV SOME DE-AS	20400 20400	1901~0376 1901~0339 1901-0376
	5096 5092 5088 5089 50810	1901-0539 1901-0650 1901-0650	3		PEODE-ON THE GENUTERY STUMP IN DO-35 BEODE-ON-TENTER ON STUMP IN DO-35 BEODE-ON-TENTER DRU STUMP IN DO-38	28400 28404 29404	1901-0539 1901-0050 1901-0050
							:

	Table 6-3. Replaceable Parts							
Reference Designation	HP Part Number	C Oty	Description	Mfr Code	Mfr Part Number			
ASERTI ASERTS ADERTS ANDRES ASERTS	1901-18050 1901-18050 1901-18033 1901-1803	73722 1	DINDE-SHITCHING BOW 200HA CMG CO-35 DINDE-SWITCHING BOW 200HA 2MG DO-35 DINCE-CH RIG CCHOTIKY DINDE-CHA PRO 100W 200HA 2M 7 DINDE-CHA DIO CCHOTIKY	20400 26400 26400 28400 28400	1901-0050 1901-1050 1901-0539 1901-032 1901-1060			
Atil 1 ATIL 2 ATIL 3 ADIL 4 ATIL 5	9140-8310 9148-8210 9140-8210 9140-0210 9100-1700	1 17 1 1 1 1 1 6 7	AMMETIR RE-CH HLD 180M 5% 34-00% AUSER HEBUTTR RE-CH HLD 180M 5% 1460M AUSER 180M 180 AUSER 180M AUSE	21480 20400 20400 20400 02114	9146-8210 9146-0210 9140-0210 9140-0215 VALUGO 20/40			
ANL6 ANL7 ANLD ANL9	9140-0210 9100-1607 9140-0211 9140-0210] 2 1 t	PROBLEM RE-FILED TORUM DZ 11650X, SUBLE FROMEROM RE-FILED SUBLE Z 2665X ZONIA TRODETOR RE-FILED TORUM ZZ 1166X, SUBLE TRODETOR RE-FILE TORUM ZZ 1166X, SUBLE	20400 20400 20400 20400 20400	9140-0210 9160-1627 9146-9210 914C-8218			
Abhra Almra Abhra	0000-1513 4034-0242 1400-0023	0 2 2 2	FJANDRET TAME H3.0 EXTREME BY SPA POLYC (073-10-THANK PIR-ROLL (063-10-DIA (25-IN-LG DE-COL	2040B 204BB FR400	0.462-1513 40.40-4747 1480-0.073			
0:00 0:00 0:00 0:00 0:00	-1055-0241 1655-0241 1655-0241 1655-0241 1655-0241	5 0 5 5 0 3	TRANSITORM MUDIE L B-CHAM L-MUDI TO-72 BI MARMITHIDE BODIET A-CHAM C-MULL IN 75 DI TRANSITORM MUDIC B-CHAM C-MULL IN-72 DI HAMITHIM MODIES M-CHAM C-MUDIE IN-72 DI MARMITHIM MODIES THOMAS CAMBO TO-72 DI TRANSITORM MODIES T	18324 18324 18324 18324 28488	apris Seris Seris Seris Seris Seris			
A546 A487 A548 A549 A5410	1865-8854 1855-884 1855-8241 1854-8464 1855-8868	0 5 5 4 3	IRAMITETRE PMF 51 TH-LB PS*356BM / TMMHITTOR PMF IX TH-LB PS*356BM / TMMHITTOR MIGHT PMF IX TH-LB PS*356BM / TMMHITTOR MIGHT PMF IX TH-LB PS*356BM / TMMHITTOR PMF IX TH-LB PS*356BM / TMMHITTOR PMF IX TMMHITTOR	20400 20400 10324 20405 20400	1055-1034 1054-1404 10215-1034 1034-0404 1055-1050			
65014 65013 65013 65034 65035	10/14-04/25 10/53-03/16 10/53-03/22 10/53-00/34 11/55-06/20	5 5 1 2 9 1 0	THENSISTING BURK, NPN 90-756HM IMMEDISTRA SHIRL, PMP 90-534HM IMMEDISTRA PMP 11 IN-11 FD-365HM IMMEDISTRA PMP 11 IN-11 FD-365HM IMMEDISTRA SHIRL FOLIAN PRIDERS	- 201488 20488 01298 - 20408 20409	1854-0475 1953-8376 78:9466 1853-883 78:35-050			
AMELO AMELO ASSILI AMELO ASSILI ASSIL	1003-0025 1004-0425 1054-9404 1055-0241 1054-0019	9 2 0 0 0 0 0	URANDISTING SIND, PNP NB 430HU THANGUSTUN SIND, NPN PROFINDM TRANSISTING MAN I THE SE POSASSHU TRANSISTING MAN I NIGHT TO THE SE TRANSISTING MAN I TO THE POSASSHU	F (1480 20460 20460 20410 10324 2000	1153-0075 1154-047h 1154-0464 80215 1154-0019			
A5921 A5922 A5923 A5925 A5925	1035-0050 1165-0420 1055-0420 1654-0425 1053-6025	4 22 23 5 9	TRANSIDIOR-JEEL DUM N-DUM B-HIDE OF INMITTERS 4-FF T SHARP IN-CLIAN B-HIDE TRANSIDIRE 4-FF T SHARP IN-CLIAN B-HIDE IRABITATOR DUM NO PD-455NL TRANSIDITOR DUM NO PD-455NL	991408 91575 61275 - 70400 20400	1005-0050 DNA391 DNA391 1054-0475 1057-0075			
авциь	1054-0425	15	THANSIDIOR-DUAL NEW PD=750H4	20400	1084-1425			
ABA1 ABR2 ABR3 ABR4 ABR5	(*1 00~3.55.N 37157~8460 0690~3133 0757~0443 0757~0438	B 4 6 4 9 3 15	REDISTRE-THREEDER 102 G FIDE-ADJ 1 THREEDER 100 DECEMBER	29488 24544 24546 24546 24546	2100-3363 G4-170-70-3630-F G4-170-70-3630-F G4-170-70-3031-F			
ADRA AMR7 ADRU ADRU ADRUE ADRUE	8757-8442 8757-8288 8757-8274 8698-3448 8688-8883	9 3 5 7 7 0	HEREININ 100, 12, 1204 F 10-0-300 HEREININ 12 22, 1254 F 10-0-130 HEREININ 1,218 12, 1254 F 10-0-130 HEREININ 1,218 12, 1254 F 10-0-108 HEREININ 1,2194 I 10-4-130	114546 (14546 (14546 (14546 (14546 (14546)	C4-1/6-FB-1002-F C4-1/8-TB-1001-F C4-1/8-TD-1211-F C4-1/8-TB-1948-F C4-1/8-TB-1948-F			
ASR11 ASR12 ASR13 ASR14 ASR15	0757~0346 9757~0465 9757~0279 9490~3150 0797~0300	2 6 6	#UNITION to 12, 1259 F 15-49-100 REGISTRE BOOK 12, 1250 F 16-5-108 REGISTRE BOOK 12, 1250 F 16-10-108 REGISTRE BOOK 12, 1250 F 16-10-109 REGISTRE BOOK 12, 1250 F 16-0-110	24546 24546 24546 24546 24546	C4-1/8-T0-1000-F C4-1/0-T0-10003-F C4-1/0-T0-3161-F C4-1/0-T0-2372-F C4-2/0-T0-1001-F			
. ASR14 ASR17 ASR18 ASR17 ASR17 ASR120	0257-0399 0690-3157 0757-0401 0757-0401 0757-0405	3 2: 8 4 8 0	#FRIDITE 23.54 1% ,3754 F. 76-9-100 #ESSITOR 3.401 1% ,1254 F. 76-9-100 #ESSITOR 340 1% ,1254 F. 76-0-100 #ESSITOR 340 1% ,1254 F. 76-0-100 #ESSITOR 35% 1.254 F. 76-0-100 #ESSITOR 35% 1.254 F. 76-0-100	24546 24546 24546 24546 24546 34546	G4-1/II-TB-2183-F C4-1/B-TB-34BL-F C4-1/II-TB-1BL-F C4-1/II-TB-1B-17 C4-1/II-TB-1B-17 C4-1/II-TB-1B-18-F			
ASHR1 ASHR2 ASHR4 ASHR4 ASHR4	0690-3132 0757-0879 0690-3151 0757-0481 2140-3353	7 7 8	REHIDOR 24: 1, 1898 F. TO-0100 HEIDTOR X. 10. 12: 10. 12: 10. 10. 10. 10. HEIDTOR X. 1998 (Z. 1994 F. 10. 10. 10. 10. HEIDTOR 10. 10. 10. 10. 10. 10. 10. 10. 10. 10.	24546 24546 24546 24546 28490	CA-1/8-T8-2010-F CA-1/8-T0-3161-F CA-1/8-T8-2071-F CA-1/1-T8-18-F S108-3353			
A5826 A5929 A5929 A5930 A5931	0757-0465 0757-0447 0757-0430 0757-0440 0757-0280	6 9 3 9 3	BUEDTON: 10 N 32 .1527 F (D=0:-10) HERITYON 50.11H 12 .1524 F TD=0:-100 HERITYON 50.11H 12 .1524 F TD=0:-100 HERITYON 50.11H 12 .1524 F TD=0:-100 HERITYON 50.11 12 .1524 F TD=0:-100 HERITYON 50.10 12 .1524 F TD=0:-100	24546 24546 24546 24546 24546	H4-1/H-T0-1033-F C4-1/H-T0-1040-F E4-1/H-T0-5111' F C4-1/H-T0-1001-F C4-1/H-T0-1001-F			

See introduction to this section for ordering information
 *Indicates factory selected value

Table 6-3. Replaceable Parts

•				Table 6-3. Replaceable Parts	Table 6-3. Heplaceable Parts									
Reference Designation	HP Part Number	C	Qty	Description	Mfr Code	Mfr Part Number								
A5932 A5933 A5934 A5936 A5937	3757-0274 0757-0416 0757-0439 0757-0279 0757-0401	57.5	5	REGISTOR 1.71% 1% 125W F IG-0*-101 RESISTOR 51 1 % 125W F TG-0*-100 REGISTOR 5.11% 1% 125W F TG-0*-100 REGISTOR 5.15% 1% 125W F TG-0*-100 REGISTOR 150 1% 1% 125W F TG-0*-100 REGISTOR 100 1% 1% 100 F TG-0*-100	24545 24546 24546 24546 24546	C4-1/8-70-3213-F C4-1/8-70-3118-F C4-1/0-10-3173-F C4-1/0-10-3767-F C4-1/0-10-13-15								
A5819 A5839 A5840 A5841 A5842	8A98-LüA4 8A98-3132 9A98-3132 9757-0443 8757-9445	93466		REBIDTOR 2.15M 12 .120M F TD-0+-180 REDITION 93.4M 12 .125M F TT-0+-180 PEDISION 26.1 % .158M F TD-0+-100 REDISION 180 1% .175M F ID-0+-100 REDISION 180 1% .175M F ID-0+-100	84545 84546 84546 84546 84546	C4-178-T0-1980-F C4-178-T0-1980-F C4-178-T0-1003-F C4-178-T0-1003-F C4-178-T0-1003-F								
ASR43 ASR44 ASR43 ASR44 ASR47	#698-3132 0757-0279 0757-0436 0690-3151 0757-0438	40373		REGULING PA1 1%, 120% F TC-62-200 REGULING 3.14% 12, 1350 F TC-62-108 REGULING 5.14% 12, 1256 F TC-62-108 REGULING 2.09% 12, 1350 F TC-62-108 REGULING 5.11% 12, 1260 F TC-62-108	24546 24546 24546 24546 24546	C4-1/0-FB-2610-F C4-1/B-TU-3163-C C4-1/B-TU-3163-C G4-1/B-TU-3112-F C4-1/B-TU-3111-F C4-1/B-1U-3111-F								
ADR40 ADR47 ADR51 ADR51	6490~3151 0498~6693 2180~3273 0498~3155 2180~3358	781115	1	RESIDTOR 2.87M 12.125M F 10-94-188 RUSSTRR 1.76M 12.125M F 10-84-188 RESISTOR-TRAP CH 122.E.RED-683 1-78H GESSTOR 4.64M 12.125M F 11-81-103 RESISTOR-TRAP CH 132.C.133F 11-81-103 RESISTOR-TRAP CH 132.C.133F-183J 1-78N	24546 24546 20488 24546 24546	G4-1/B-TB-2H/73-F E4-1/B-TB-1H-1VA1-F 21B-3273 G4-1/B-10-4641-F E1BG-355H								
ADROS ADROS ADROS ADROS ADROS	0598-3447 8A98-3154 0757-0442 8757-0448 0757-0465	9 7 6	1 5	REDITION 422 12 120M F TG-60-180 REDICTOR 4.22K 12 125M F TG-60-180 REDICTOR 10K 12 125M F TG-60-180 PRODUCTOR 7.4K 12 125M F TG-80-180 REDICTOR 10K 12 125M F TG-80-180 REDICTOR 10K 125M F TG-80-180	24546 24546 29546 24546 24546	GA-1/8-TD-4250-F CA-1/8-TD-4703-F GA-1/8-TD-1002-F CA-1/8-TB-1001-F GA-1/8-TB-1001-F								
ATROB ATROP ATRAG ATRAG ATRAG	2109-3353 0757-0416 0757-1094 0757-0269 0757-0269	9 9 2	4	REGERTOR-THAR ZON JEZ G BIDG-ADJ 5-TRN REGERTOR 124 JEZNE F TO-0-100 REGERTOR 14.78 12 JEZNE F TO-0-100	201400 24546 24546 24546 24546	2186-3553 G4-37()-10-533() F C4-37()-10-53() F F4-5()-70-33() F -C4-17()-10-18()-()								
A5R43 A5R44 A5R65 A5R66 A5R67	0499-3154 0757-0280 0757-0199 0498-3152 0498-3157	92283		REGISTOR 2.37K 1% . bbw F (5=0>-100 RESISTOR 14 . cbw F (T=0>-100 REGISTOR 21,5K 12 . cbw F (T=0>-100 REGISTOR 31,5K 12 . cbw F (C=0>-100 REGISTOR 31,4K 12 . cbw F (C=0>-100 REGISTOR 19,6K 12 . cbw F (C=0>-100	24546 24546 24546 24546 24546	D4/1/B-T3-D391-F C4-1/0-T0-1001-F C4-1/B-T3-D159-F T4-1/B-T3-B4H-F E4-1/B-T1-1949-F								
ASRAG ASRAG ASR70 ASR71 ASR72 ASR72	1649-3157 0757-0266 0757-0428 0757-0428 0106-3358 0640-3132 0757-0442	313549	5	RESIDENT 19.40 t. 12.000 F TOMOS-100 RESIDENT 9.094 12.1000 F TOMOS-100 RESIDENT 9.094 12.100 F TOMOS-100 CV RESIDENT-ENDER 000 100 100 100 100 RESIDENT-ENDER 000 100 100 100 100 RESIDENT 100 100 F TOMOS-100 RESIDENT 100 100 100 F TOMOS-100	, 24546 19701 04546 28400 24546 13546	E4-170-78-1969-F HF4B178-70-9991-F E4-178-70-999-F 2180-3359 E4-178-718-76;00-F G4-178-718-1807-F								
A5873 A5874 A5875 A5876 A5877	0757-0288 0757-0401 0757-0200 0757-0280 0757-0438	3 3 3 3 3	- 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1	RCS1970H 1K 12 127W F TC-8F-185 RCB1970H 180 27 1270W F 71F-01-120 RCB1970H 1K 12 127W F 77F-1-180 RCB1970H 1K 12 127W F 77F-01-10 RCB1970H 0,114 12 127W F 77F-01-100	24546 24546 24546 24546 24546	C4 1/9-T0-E001-F Q4-1/0-T0-101-F C4-1/0-T0-1001-F C4-1/0-10-101-F C4-1/0-T0-0111-F								
A5879 A5879 A5880 A5881 A5882	0757-0444 0757-0442 0757-0442 2100-3273 0757-0440	1 9 1 7	. I	#EUJITITA 12.14 32.1750 F [C#G100 REGISTRA 104 12.1050 F TG-0107 REGISTRA 104 12.1050 F TG-0107 REGISTRA 104 CK 105 C USUF-AD. 1-TPN REGISTRA 7.38.12.1256 F TG-113	24246 24346 24346 20436 20436	B4-1/9-10-1232-F G4-1/8-10-1063-F G4-1/8-10-1032-F 3:00-3323 C4-1/6-10-7531-F								
A5803 A5804 A5805 A5806 A5807	8757-0442 0707-0442 0707-0442 0757-0462 0757-0476	99379	1	REGIOTRE 30K 12 .1204 F 70-81-103 REGIOTRE 30K 32 .1204 F 70-01-103 REGIOTRE 30K 32 .1204 F 710-0-25 REGIOTRE 70K 32 .1254 F 70-32-103 REGIOTRE 70K 32 .1254 F 70-32-103 REGIOTRE 30K 12 .1054 F 70-0-104	24546 24546 19701 24546 24546	04-1/H-f0-108P-F 64-1/8-10-2007-F H'402/P-f9-1004-F 64-2/E-T8-250*F C4-1/8-10-3019-F								
#5898 #5899 #5890 #5891 #5892	0757-0442 0757-0442 0757-0440 0757-0289 2100-3350	99725		REDITOR TOK 12 .1256 F TC-0+-101 REDITOR TOK 12 .1256 F TC-0+-10 REDITOR 7.54 1X .1256 F TC-0+-10 REDITOR 7.54 1X .1256 F TC-0+-10 REDITOR 13.3X 13X .1256 F TC-0+-10 REDITOR-TANG JOB 10Z C GLDC-ADJ 7-TRN	24546 24546 24546 19201 20480	C4-170-T8-1807-F G4-170-T8-1807-F G4-170-T8-1807-F HE40170-T8-1837-F 2030-3350								
ASE93 ASE94 ASE95 ASE96 ASE97	0757-0422 0757-0428 0757-0428 0698-0083 8100-3273	9 0 1	3	REMITTER 959 12 1259 5 TO-05-100 REDITER 3.148 17 1509 F TO-06-100 REDITER 750 12 1259 F TO-06-100 REMITTER 1.094 2.1259 F TO-0-100 REMITTER 1.094 2.1259 F TO-0-100 REMITTER 1.094 2.125 F TO-0-100	24546 24546 24546 24546 24546 25546	C4-170-T9-909(-F C4-178-T9-3161-F C4-178-T9-3161-F C4-178-T0-3761-F C1-178-T9-761-F C1-178-T9-761-F								
A5890 A5899 A58100 A58101 A58182	0498-0013 21 00-3350 9757-0418 9757-9449 8490-3136	B 59 9 8	2	PEDITTIN 1.9AR 1% 1.0NM F TC-MF - 100 PEDITTIN 1RAP CO 102 D EDC-ADJ 1 THM RESIDIES 619 26 102 D EDC-ADJ 1 THM RESIDIES 619 26 102 F TC-MF - 100 RESIDIES 106 1% 102 NEW F TC-MF - 100 RESIDIES 77 CM 182 102 M F TC-MF - 100	24546 29490 24546 24546 24546	C4-1/0-70-1961-F 2100-3380 C4-1/1-18-6198-F C4-1/0-70-1002-F C4-1/0-70-17812-F								
ASR103 ASR104 ASR105 ASR104 ASR107	0757~0401 2180~3352 0676~6347 2676~6624 1676~6624	07955	3 3 4	RESIDUTE 180 13 (1754 F 70-0-180 HBSDTOR-THM 18 13 X 1505 A97 174M HBSDTOR 1.0K 1X 1259 F T0-0-27 4601049 34 1X 1359 F T0-0-5	24548 20490 20400 20400 20400	C4: 1/8-70-101-F 0100-3/52- 01/0-6447 01/0-6424 U-VI-6824								
	, 1		8.7		, as	Maria Company								

See Introduction to this section for undering information *Indicates factory selected value

Replaceable Parts

Table 6-3. Replaceable Parts

Reference Designation		C _D	Qty	Description	Mfr Code	Mfr Part Number
A58198 A58109 A58116 A58117 A58118	9570-6524 6570-6524 9757-0444 8570-3445 8707-9448	5 5 7 2 7		DESCRIPTION ON .12 .125W F 70=0+-25 PERISTOR PR .12 .125W F 70=0+-25 PERISTOR RE.12 .125W F 70=0+-00 PERISTOR RE.12 .125W F 70=0+-100 PERISTOR 7,00 X .125W F 70=0+-100	20400 24480 24546 114044 24546	0898-6624 8698-6624 04-1/8-10-1212-F C4-1/8-10-3488-F C4-1/8-T0-7501-F
ASR119 ASR120 AMR121 ASR123 ASR123	9598-3157 9598-3157 9598-3457 9690-3457 9757-9442	33449	p	REBERIOR 19.6K 12.125W F TC-80-100 RESISTING 19.6K 12.125W F TC-80-100 PERINTING 316M 12.125W F TC-80-100 REGISTING 316M 13.125W F TC-90-100 REGISTING 16K 13.225W F TC-90-110	24546 24546 26480 26480 2646	C4-178-TE-1982-F C4-178-18-1982-F E691-3452 DAVE-3452 C4-178-TE-1082-F
ANR 124	0257-0416	7		RESISTOR 511 1% .1854 F TC=0++000	24545	C#-1/8-T8-5:18-F
ASIPS ASIPS ASIPS ASIPA ASIPS	0360-0535 0360-0535 0360-0535 0360-0535 0360-0535	0 0 0 0		SEMENAL TOUS POINT POD ICANINAL TERT POINT POB THANNAL TEUT POINT POB ICANINAL TOUS POINT POB TERNENAL TOUS POINT POB	91000 91000 91000 91000 91000	ORDER BY DESCRIPTION
65176 65177 65178 65179 651710	1340-1535 6340-1535 1340-0535 6340-6535 0340-0535	0 0 0 0		TERBINAL TERT FOILT PER TERBINAL TERT FOILT FER TERBINAL TERT FOILT FER TERBINAL TERT FOILT FER TERBINAL TERT FOILT FER	08 08 0 00 0 0 0 00 0 0 0 00 0 0 0 00 0 0 0	ORDER BY BENCRIPTION ORDER BY BENCRIPTION ORDER BY PENERIPTION ORDER BY BENCRIPTION URDER BY BENCRIPTION
ASIP11 ASIP12 ASIP13 ASIP14 ASIP15	0360-0555 0360-0555 0360-6555 0360-0585 0360-0535	0 0 0		TEMPING. TEST PUTNI PED TEMPING. TEST POINT PED TEMPING. TEST POINT PED TEMPING. TEST POINT PED TEMPING. TEST POINT PED	10800 00000 00000 00000 00000	ORDER BY DEGERIFTION INDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION
ABII) ABII3 ABII3 ABII4 ABIID	1826-0462 1826-8323 1826-0203 1826-0828 1826-0828	1 1 9 3 4	; ; ;	IC CONV 18-B-D/A 14-BTP-C PNG IC ID ANP LIW-BIAS-H-IHD TO 99 PNG IC ID ANP LOW-NIZOC G-DIP-C PNG IC ID ANY CD DUAL TO 99 PNG IC DIP ANY CD DUAL TO 99 PNG IC DIP AND CON DUAL TO 99 PNG	04713 27014 112063 - 28480 14713	MG34140L C LED5AH XR3534AGH 102A-40472 HG143634CP
ADUS ADUS ADUS ADUS ADUS ADUS	1078-1904 1866-8026 1000-1978 1076-0089 1800-1546	2 3 4 B 2	1 1 1 1	IC COMY 10-0-0/A 16-01P-C PRG IS COMPANATIVE PACH TO-99 PRG IC RETE TIL LE 2011 IC OP ANY LE 12-011 IC MIRTERIAR 4-CHAN-ANIG DUAL 16-01P-C	24355 31295 34330 29032 84713	ADBALKD Leggli AARDI DAPD 1322 HC14(52PD)
ASULE ASULE ASULE ASULE ASULE	1026-0459 1026-0705 1026-0026 1026-0160 1024-0061	51386	2 2 1 3	10 DP ANP IN-99 PMI 10 DP ANP LDB-DIABH-IMPD DUAL 9-510-D 10 DP ANP LDB-DIABH-IMPD PMI 10 DBM D-9-54 16-510-C PMG 10 DB-MB 10-99 PMC	27314 81295 81295 84713 87814	LFF53H TL0728GJG LH31[L HC] 488L=N LH318H
AGU16 AGU19 AGU19 AGU19 AGU20	1028-0001 1028-1197 1028-1199 1028-1199 1028-1197	179	. 7	TO MP AND US TO-99 PKG TO MAIR TILL IN MAND GLIND D-3NP TO TAN TILL BEN 1-THP TO GATE TILL IN MAND TILL B-1MP TO GATE TILL IN MAND TILL B-1MP TO GATE TILL IN MAND GLIND B-1MP	27014 01295 01295 01295 03295	LN3 BH HN74L BB ON BN74L BB 4N BN74LBB ON BN74LBB ON
A5U2; A5U23 A5U23 A5U24 A5U25	1070-1447 1020-1447 1070-1447 1820-1112 1620-1902	20280	3 6	IC (1), (.5 16-0)] (1) "An 45-NQ 3-4 IC 1D, L5 16-0]] (1) (1) (45-NQ 3-0 IC 1D, (.5 16-0)] (1) (47-0) IC FF 1D, L6 5-7) (5 00-0) (1) (1) IC BNO TU, 0) (40-0)	01295 01295 01295	5N741.8678N SN741.8678N SN741.8678N SN741.974N SN741.974AN SN745353N
A5026 A5027 A5029 A5029 A5036	1076-0450 1020-1491 1020-1491 1029-0579 1020-1112	5 A 6 9 0	a r	IC Nº AMP. TG-VP PMC 10 DER TIL 18 MON-INV NEX 1-IMP 10 HER TIL 18 MON-INV NEX 1-IMP 10 HER TIL 18 MON-INV NEX 1-IMP 11 HER TIL 18 MON-INV NEX 1-IMP 12 FF TIL 18 T-IMP POST-BOST-THIS	2701 4 01295 01295 01295 01295	LF35514 BN74L8367AN SN74L8367AN SN74L33H GN74L874AH
ASUS1 ASUS2	1070-1112 1876-1076	13		IC FF TIL LB D TYPE POD-COCE-TRIG	01275 01275	9N74L974AH ' LH311L
ASVR1 ASVR2 ASVR3	1902-0425 1902-0625 1902-0600	9	1	DINDE-ZNR 18029 6.20 5Z 00-7 PD=,254 91107-ZNG 180 6Z 00-30-70=,40 TG=+,86Z 91086-ZNG 18027 6.20 6Z 00-7 PD=,40	114713 211480 24046	16029 1702-6025 16627
AG	0002360005	B	1.1	NYZ AMPLIFICE ANSCHOLY	20400	00053-60093
A6E1 A6E2 A6E3 A6E4 A6E5	0140-0191 0360-4884 0140-0199 0160-3879 0160-3878	0 8 6 7 6	1	CAPACITHEFEN BAPF DE IDDUDG HIGA LAPACITHEFEN JUL 21% AUDUG CER CAPACITHEFEN PAUPF DE IDDUDG HIGA CAPACITHEFEN JUL 20% IDDUDG CER CAPACITHEFEN JUL 20% IDDUDG CER CAPACITHEFEN JUL 20% IDDUDG CER	70136 20480 70136 30489 20480	DHISESABIODOGUVICE 0150-4004 DHISEFELIDIODUVICE 0160-3079 0160-3079
A(166 A(167 A(168 A(169 A(1610	0168-3879 0140-0199 0160-5360 0160-5108 0160-5108	7 6 7 7	•	RID INVEST XCS-+ HIS, GRY-ROTIDAND, AITH INVEST XC-+ PIGES ORK-ROTIDAND, RID INVEST XC-+ FIS GRY-ROTIDAND HIS INVEST XCI-+ HIS, GRY-ROTIDAND RID INVEST XCI-+ HIS, GRY-ROTIDAND	20480 7213A 20480 20480 20480	0160-3079 DMIO:P4173004UVICA 0160-3100 0160-3100 0160-3100
			*	e de la companya del companya de la companya del companya de la co		

See introduction to this section for ordering information *Indicates factory selected value

Table 6-3. Replaceable Part

Table 6-3. Replaceable Parts										
Reference Designation	HP Part Number	C	Qty	Description	Mfr Code	Mfr Part Number				
ALEL1 ALEL2 ALEL3 ALEL4 ALEL5	1160-1214 0160-4300 0160-5100 0160-5100 0160-5214	0 4 4 0		CAPACITOR-FXD .10F +-RIX SORUDI CER CAPACITOR-FXD .10F +-LR STAR CER CAPACITOR-FXD .010F .10Z SARUDI CER CAPACITOR-FXD .010F + ISZ SARUDI CER CAPACITOR-FXD .10F +-RX SARUDI CER CAPACITOR-FXD .10F +-RX SARUDI CER	2(1490 2(1490 2(1400 2(1400 2)1400	0160-5214 0160-4366 0160-5198: 0160-5198:				
A6019 A6019 A6020 A6020 A6020	8160-4388 0168-5140 8166-5214 0168-4368 0168-5108	7 9 9 7 9		COMPACTION-FW SPE 25PF PORUDIC CEN CAPACITON-FW SUFF 12 TOOL CEN CAPACITON-FW SE SE SE SE SE SE SE CAPACITON-FW SE SE SE SE SE SE SE SE CAPACITON-FW SE SE SE SE SE SE SE SE SE CAPACITON-FW SE SE SE SE SE SE SE SE SE SE CAPACITON-FW SE	201490 29400 29480 29490 20490	0160-4398 // 0160-5200 // 0160-5214 0160-4390 0360-5100				
86023 86030 86030 86040 86040	0160-5214 0160-5214 9160-3029 0160-3029 0160-3029	ロロップツ	٠	DAPACTION-FRO (10) CON SHOULD CER CAPACTION-FRO (10) CIR SHOULD CER CAPACTION-FRO (01) CIR JANUE CER CAPACTION-FRO (01) CIR JANUE CER CAPACTION-FRO (01) CIR JANUE CER CAPACTION FRO (11) CIR JANUE CER	20480 20400 20480 20400 20400	0160-5214 0160-5214 0160-3079 0160-3079 0160-3079				
A6046 A6047 A6048 A6047 A6050	0166-3079 0160-3079 0160-3079 0160-3679 0160-2003	7 3 7	5	EAPARLIBE-FAD ONE	20400 20400 20400 20400 20400	0160-3079 8360-3079 0160-3077 9160-3079 8380-2055				
A6031 A6032 A6038 A6036 A6037	9160-3893 8160-2055 9160-4535 8160-2306 9160-5214	1 9 4 5 B	1	RAPAGITIBE FAD 4.70F SPE INAQUÍD LES CAPAGITIBE FAD ALIE FAD-PAS TRAVAGITA CAPAGITIBE FAD 10F 182 SAVIGE FAT CAPAGITIBE FAD JAPE 52 SAVIGE FATA CAPAGITAR-FAD JUF 52 SARANDO CES	28400 20400 29400 29400 29400 29440	8160-3873 8142-2655 9160-6535 9160-2306 9160-2316				
AAC50 AAC60 AAC61 AAC61 AAC60	0160~5714 0160~5814 0160~2055 0171~0059 0160~2055	B 9 7 9		RAPAGITER-FRO .LUF COX MERONC CER CAPAGITER-FRO .LUF LUC TORONC CER CAPAGITER-FRO .LUF LUC LUC TORONC CER CAPAGITER-FRO .LUF LUC LUC TORONC CER CAPAGITER-FRO .LUF CHI COX CHI CHI COX CHI CH	PHARR 20400 PHARR 52763 20400	8160-9214 81A0-5214 8160-2855 30-855-17586 MU() 8166-2856				
66063 66064 66065 66067	0160-2056 0160-2014 0160-2014 0160-2014 0160-2014	7 0 0 0		CAPACTING-FRO AND HIP HIS TOR TORNE LEG CAPACTING-FRO AND CORN CORN CAPACTING-FRO AND CORN CORN CAPACTING-FRO AND CAPACTING-FRO CAPACTING-FRO AND CAPACTING-FRO	211480 201408 211480 211480 211480	0361-9855 6168-0214 9366-0334 0168-8814 0168-0814				
A6660 A6669 A6670 A6671 A6672	0160-5014 0160-5014 0180-0116 0180-0116 0160-0004	A () 1 1 0		EMPACTIMETHO THE FORESCHAPE GEP EMPACTIMETHO THE FORESCHAPE GEP CAPACTIMETHO F. RICH-122, CAUDE TO LAPACTIMETHO E. OUT-112 SANDE IN LAPACTIMETHO F. OUT-112 SANDE CAR	20480 20400 56289 56289 20480	0160-5214 0160-5214 1506653904582 1506653904582 1160-684				
04023 06074 06079 06079 66000	01/16 - 00114 01 100 - 0 t 1 6 01 116 - 02 1 6 01 116 - 01 1 6 01 116 - 01 1 6	n 1 1	•	PAPACTURE-FAD - HEF +-20% SOUDD CER EATACTURE-FAD - BUF +-10% SOUDD TA BATACTURE-FAD - BUF +-112% SOUDD TA EATACTURE-FAD - BUF +-10% SOUDD TA FAPACTURE-FAD - BUF +-10% SOUDD TA	00400 04039 04030 04030 04030	R150-4884 1080-854903582 1080-854903582 1080-854903582 1080-854903582				
AGENT AG AGENT AG AGENT AG AGENT AG AG AG AG AG AG AG AG AG AG AG AG AG	#168-4044 #150-4084 #0160-6116 #150-4084 #168-4084	0 0 1 0 0		CAMPACITAR-FRE 180 + 2002 TRADE CTR EAPACITAR-FRE 180 + 2002 TRADE CTR EAPACITAR-FRE A GUF-102, TAMES TA EAPACITAR-FRE 180 + 2002 EAPACITAR-FRE 180 + 2002 EAR CAMPACITAR-FRE 180 + 2002 TRADE CTR	29480 29400 54209 20400 2040	B GD-4004 8160-4004 15064557944592 B GG-4804 D GG-4804				
ABCHA ACCE7 ACCEP ASCEP AGC188	0200~0116 0160~4004 0160~3079 0160~3079 0160~3079	1 11 7 7 7	. 1	GAPACITUR FND A.DUFT-10% ANUBC TA BATACITUR FND ANT + 12% GAVAR FTR CAPACITUR FND ATTE / 20% INSUE ME GAPACITUR FND CATE / 20% INSUE CIT CAPACITUR FND CATE + 20% INSUE CIT	5A209 20488 20488 20488 20488 20488	35056153723566 0369-4084 0368-3879 0368-3879 0368-3879				
A46101 A66102 A66103 A66104	0160-3079 0160-3079 0160-3079 0160-4709	7	.	POPAGLISH DATE + BALL BOUND CH FAR BALLON BE + BALL BOUND CH FAR + BALL BALL BALL BALL BALL BALL BALL BALL	20489 20480 -91499 20480	0160-3079 0160-3079 0160-3079 0160-4709				
ALCRY ALCRY ALCRY ALCRY ALCRY	1901-0050 1-01-0050 1-01-0050 1901-0050 1901-0050	3 3 3 3	•	BIOD: GUTTERHE ORV BROMA BED BI-35 BIODS SHITTING ORV BROMA BED BI-35 BIODS-DUSTCHESS ORV BROMA BED BI-35 BIODS-DUSTCHESS ORV BROMA BED BI-35 BIODS-DUSTCHESS ORV BROMA BED BI-35 BIUDS-DUSTCHESS ORV BROMA BED BI-35	20408 20408 23488 20408 20408	1981-0018 1981-0010 1981-0650 1981-0650 1981-9858				
AGENE AGENTO AGENTO AGENTO AGENTO	1901-0050 1901-0050 1901-0050 1901-0096 1901-0098	3 3 7 17	.	DIDDE-DATCHING IND 200Hs 2M8 DI-25 DEDMI-BAITCHING BOX 200Hs 2M8 DI-55 DEDMI-GALICHING BOX 200Hs 2M9 DI-58 DEOMS-SALTCHING SOX 200Hs 2M9 DI-58 BEOMS-SALTCHING 200 200Hs 2M9 BEOMS-MARROY 400U 708Hs, DI-29	201400 201400 201400 201400 201400	1931-0858 1901-0850 1901-0894 1901-0894				
AGEN13 AGEN15 AGEN15 AGEN17 AGEN10	1701-6428 1931-0850 1901-0858 1901-0850 1901-0850	11.11.11.11.11.11.11.11.11.11.11.11.11.		SIDE-PUB PECT AND VISING BR-39 BIDE-THAITENING NOV JOONA PNH DE-35 BIDE-THAITENING NOV JOONA PNH DE-35 BIDE-PUNISHER NOV JOONA PNH DE-35 BIDE-THAITENING NOV JOONA PNH DE-35 BIDE-THAITENING NOV JOONA PNH DE-35	20400 20490 20490 20490 20490	701-0020 1701-0050 703-0050 741-0050 1701-0050				
1		- 1			l	*				

See introduction to this section for ordering information *Indicates factory selected value

Table 6-3. Replaceable Parts

				lable b.J. Heplaceable Parts		the state of the s
Reference Designation	HP Part Number	c D	Qty	Description	Mfr Code	Mfr Part Number
AMIR 19 AGER20 AGER21 AGER24 AGER26	1701-0076 1701-0020 1701-0020 1701-0050 1701-0050	7 5 5 3 5		DIODE-GWITCHING 1200-50PA 180NB BIODE-PUN BECT ANNU 750HA 00-29 DIODE-PUN BECT 4800 750HA 00-29 BIODE-BUTTOLING 1800 750HA 00-35 DIODE-GWITCHING 800 200HA 2NB 60-35	20488 20488 E11490 20408 20480	**************************************
Alcred Alcred Alcred Alcred Alcred Alcred	1991-0959 1991-0924 1901-0996 1901-0924 1901-0024	3 5 7 6 5		NIGHT-DUTTELLER THE PROPER PRI BET-35 DIGHT-PUR RECT 43BU-27BHA DH-27 NIGHT-BUTTELLER (POUT 5HA 10HH NIGHT-PUR RECT 4: BU-27BHA 64-27 NIGHT-PUR RECT 4: BU-27BHA 64-27	#11400 #11400 #11400 #11400 #11400	; 1901-0050 ; 1981-0086 ; 190-0096 ; 1901-0026 ; 1901-6020
A6ER33 A6ER34 A6ER35 A6ER36 A6ER37	1901-0896 1901-0029 1981-0898 1981-8896 1981-0828	75575		DINDE-GNIZENING 'SON TRIMA IORM DINDE-PUR REET 468V 758MA DI EV BIDDE-PUR REET 468V 758MA EN-EV DINDE-PUR REET 488V 258MA EN-EV DINDE-PUR REET 488V 258MA EN-EV	20400 20400 29400 29400 20400	1901-6076 1901-0080 1901-0080 1901-6097 1901-6080
AGERIB AGERIA AGERIA	1901-0024 1701-0094 1901-0020	575		DIGHT-PUR REST ABOV 750MA PRI-PRI DIGHT-PUR REST ABOV 750MA PRI-PRI DIGHT-PUR REST ABOV 750MA PRI-PRI DIGHT-PUR REST ABOV 750MA PRI-PRI DIGHT-PUR REST ABOV 750MA PRI-PRI	70409 20400 20400	1981-067H 1981-0696 1981-062D
A6E1	9176-00 4 7 ·	3	1	CORE-CUIR DENG DEAD	87314	S6-DV8-ADZAN PANYLENC CUATED
A6J1	1251-7678	۵	1	CONNECTOR-HEADER 4 H 28	20400	1201 - 7470
AAL1 AAL2 AAL3 AAL4 AAL5	9140-9210 9140-0215 9141-0210 9140-0210 9140-0210	1 1 1 1 1 1 1		ENDUCTOR RE-CH HED 100H 5x 15,60m,48m,G ENDUCTOR RE-CH HE 100H 5x 1,600 3m,G ENDUCTOR RE-CH HE 100H 5x 1,600 3m,G ENDUCTOR RE-CH HED 100H 5x 1,600 3m,G ENDUCTOR RE-CH HED 100H 5x 1,600,3m,G ENDUCTOR RE-CH HED 100H 5x 1,600,3m,G	PR 400 PG 400 EB 400 PD 400 PD 400	V110-0210 V140-0210 V140-0110 V141-0110 V141-0110
AGLA AGL7 AGL9 AGL10 AGL11	9148-0210 9148-0210 9148-0210 9148-0210 9148-0210	; ; ;		ENDUTING RE-CHI HER CADULT NO. 1860N 2003.G 1800EFR RE-CHI-HEO 1800H NO. 186DE 2004 1800EFR RE-CHI-HEO 1800H NO. 186DE 2003 1800EFR RE-CHI-HEO 1800H NO. 1860A 2005 1800EFR RE-CHI-HEO 1800H NO. 1860A 2005 1860EFR 186	2014500 201400 201400 201400 201400	9740~0214 9740~0210 9740 8218 9740~8210 9740~8218
A6HF1 A6HF2 A6HF3 A6HF4 A6HF3	1205-0177 1205-0695 A740-0079 1466-0077 4940-0755	5 4 5 4 2	# #	THULATUR XD19 DAD SE HEAT STAME SED 10-37 (0-39 SED 10 DB HOLE SED 10-37 (1) TO B-HOLE PYL PIN-HOLL 1867-38-DIA (35 N-16-16 NC-CH EXTR PC IDE VIO POLYC (36 SH-HHHD)	. 28488 30151 28488 28488 28488	1200-0173 32058 (4760-0079 1400-0075 4640-0755
A691 A692 A693 A694 A695	1054-0404 1854-0009 1853-0007 1853-0007 1853-0007	9 7 7 7	и 16	TRANSISTON NON OT THE PLANSING TO THE PO-MARKS TRANSISTOR NON DESCRIPTION OF THE PO-MARKS TRANSISTOR PRO PARASS OF THE PO-MARKS TRANSISTOR PRO PARASS OF THE PO-MARKS TRANSISTOR PRO PARASS OF THE PO-MARKS	20400 60400 84733 84213 94713	1054-0404 1054-0409 (NASS) 28455 28455 28455
A696 A697 A698 A699 A6919	1153+0007 1054-0404 1354-0523 1654-0523 1654-0523	7 8 4 7 7	•	TRANSITION PER 200331 DE TO-18 PE-3600M TRANSITION DEN BY TO-18 PE-3600M TRANSITION DE TO-18 PE-3600M TRANSITION DE TO-18 PE-4M FT-150HIZ FRANSITION DEN BY TO-18 PE-4M FT-150HIZ FRANSITION DEN BY TO-18 PE-3624M OF TO-18 PE-3624M	04713 89400 20400 20400 29400 29400	PARPS: 1004-0404 1054-06P3 1004-0093 1054-0009
PERAN SERVA PERAN	1953-1034 1184-1944 1054-1964 1654-1964 1653-1067	2 0 0 7	2	TRANSISTUS PRE SI PRESIONE FIEZDONIZ IMANGISTOS NIN DI 10:38 PRESIDEN TRANSISTOS PRESIDENT IRANSISTOS PRESIDENT IN:48 PRESIDENT TRANSISTOS PRESIDENT SI TOO IN PRESIDENT	20400 20400 20400 20400 20400	2053-0036 1054-0404 2054-0404 2054-0404 CNSIDI
A6017 A6017 A6018 A6019 A6020	1053-0107 1054-1464 1163-0917 1054-1404 1053-8017	7 0 7 0 7		PRANCISTOR PRE CRICES OF TO-10 FG-AARMA TRANSISTOR PRE CT 10-10 FD-X-OMA TRANSISTOR PRE CRICES OF TO 10 FB-X-AARA TRANSISTOR RUE CT 10-10 FD-X-AARA TRANSISTOR PRE CRICES OF TO-10 FD-X-AARA TRANSISTOR PRE CRICES OF TO-10 FD-X-AARA	(14713 28480 (14713 20480 (1480 (14713	BN4/51 1104-0484 28325 1154-0484 28425 28425
A5021 A6022 A6023 A6024 A6025	1053-0030 1053-0038 1053-0007 1054-0404 1054-0404	4 4 7 0 0	þ	THANDIGEN PRE ST TD-32 PD-16 FI=1808HZ THANDIGENE PRE ST TD-32 PD-16 FI=1808HZ THANDIGENE PRE ST TD-32 PD-16 FIPSAGRM THANDIGENE PRE ST TD-32 PD-36HM THANDIGENE RPE ST TD-31 PD-36HM THANDIGENE RPE ST TD-31 PD-36HM	29490 29498 84213 28498 28498	115 \$ -003H 1553-003H 084351 1854-0854 1854-0864
A6926 A6927 A6920 A6929 A6939	1053-0007 1053-0007 1054-0404 1053-0038 1053-0038	7704.4		TRANSISTOR PRO PARCOL IN THE PRESENT TRANSISTOR PRO PARCOL IN THE PRESENT TRANSISTOR NAMED TO THE PRESENT TRANSISTOR NAMED TO THE PRESENT TRANSISTOR PRO BY THE APPLIANCE OF THE PROPERTY OF T	9471.3 84213 28400 20488 20488	234351 (343951 183-849 183-8838 183-8838
A6931 A6932 A6933 A6934 A6935	1854-8404 1853-0976 1853-8807 1853-8807 1854-8484	92774		TRANSITION NOW BY TO 10 PM = 402MS TRANSITION PHO DIT TO 510 PM = 4420MS. TRANSITION PHO DIT TO 511 PM = 4420MS. TRANSITION PHO DIT DIT TO 11 PM = 5400MS. TRANSITION MAY BY TO -13 PM = 5400MS.	20490 F0490 R4713 R4713 20400	TRISA-0404 1 HRW-04R6 CNATCS THATCES 1 ER 4-0464
AA936 AA937 AA939 AA939 AA948	1653-0007 1653-0007 1653-5007 1654-0523 1654-8967	07740	2	TRANSISTOR MYN OT TO-18 PD-162NN TRANSISTOR FRE SMESS BT TO-18 PD-364NN TRANSISTOR PPP CREESS BT TO-18 PD-364NN TRANSISTOR MYN BT TG 12 PD-18 FF-164NN TRANSISTOR MYN DEWERT FO-18 FF-164NN TRANSISTOR MYN DEWERT FO-180NN	20480 64713 64713 20408 20480	1654-9404 263251 263251 1654-8573 1654-8573

Tuble 6-3. Replaceable Parts

Reference	HP Part	C	Qty	Description	Mfr	Mir Part Number
Designation	Number	Р			Code	1000 1 1000
A6841 A6842 A6843 A6844 A6845	1854-8989 1854-8525 1853-8838 1854-8419 1854-8419	0 4477	,	TRANSPORTOR NEW CHESAGE TO TE PRASORNA TRANSPORTOR NEW AT TUTAR PLANSFORT TO TOWN THE TENDENT TOWN THE TENDENT THE TOWN THE TENDENT THE TRANSPORTOR NEW AT THE TOWN THE TENDENT THE TRANSPORTOR NEW AT TOWN THE TENDENT THE TENDENT THE TRANSPORTOR NEW AT TOWN THE TENDENT TOWN THE TENDENT THE TENDE	20400 20400 20400 20400 20400	1054-0907 1854-0583 1053-058 1854-0429 1854-0419
A50146	7003-0430	4		THANSISTOP PNP 81 TO 39 PD-IM F1-ISSNIZ	341488	1853 (6030
A681 A682 A683 A684 A685	9757-0270 2180-3373 9757-0459 2189-3371 8757-0428	9 B 7 6 7	4 3	PERIOD REPORT PARTIES AND PROPERTY OF THE PERIOD REPORTS OF THE PE	24546 20400 24546 20400 20400 24546	C4=170=10=1701 F 7100=3454 C4=170=10=5117=F 7100=3351 (4=170=70=751 F
A685 A687 A689 A689 A6810	8690-4442 0252-8460 8752-8209 0752-8416 8752-0401	1 2 7 0	1 5	PRINTER 4.4PH 12. 1286 F FIRST ON OPERING OF STREET	20094 24544 19701 24544 24546	G4-1/B-T0-4421-F G4-1/B-T0-6499-F BEAGE/O IB-3649-F G4-1/B-T0-5349-F G4-1/B-T0-531R-F
AGR11 AGR12 AGR13 AGR14 AGR15	0690-3155 0690-3155 0757-0276 0757-6465 0757-6194	1 1 1 1 1 1	10	PRINTIPLE (1.328 17 .1254 C 15-61 103 PRINTIPLE 4.68 17 .1254 C 15-61 103 RESIDENCE 1.798 17 .1554 F 75-61 100	24546 24546 24546 24546 24546	C4 1/4-10-2371-F C4 1/4-10-4/4:F C4 1/4-10-1001-F C4 1/4-10-10-1001-F C4 1/4-10-5-71-F
A6814 A6817 A6819 A6828 A6828	8757-0374 9757-8417 8757-0417 8670-3136 8148-3352	10 10 11 7	1	RUBINIUM 55.7 1% 125M F 10-05-180 distribus 562 (2 175M F 18-05-180 distribus 562 % 175M F (15-05-190 distribus 19.1% 12.155M F (15-05-190 distribus 19.1% 12.155M F (15-05-190 distribus 19.4% 13.2 0 (10% 460 %)	84546 84546 84546 84646 80400	04-778-78-5181-F 04-371-78-5678 F 04-178-78-5678-F 04-178-78-778-F 2180-3552
ALBOT # ASRED ALBOTA ALBOTA ASREDA ASREDA	8757-0442 0696-8804 8698-8384 8698-888 8698-888	9999	4P	RUHINIM ION 12 . 1994 F 12-6: Ins #UHINIM 3.106 12 .1294 F 12-6: Ids #UHINIM 1.124 12 .1194 F 12-6: Ids #UHINIM 1.124 12 .194 F 12-6: Ids #UHINIM 1.116 12 .194 F 12-6: Ids #UHINIM 1.116 12 .194 F 12-6: Ids	24546 24546 24546 24546 24546	. 04 170-10-1039 [* 04-176-10-103) [* 04-179-16-265. [* 04-179-16-265. [* 04-170-16-265. [*
AAR26 CARLY AAR26 CARLY≠ AAR30	00/90-3195 07/57-10/94 06/90-4433 97/57-03/57 01/00-33/51	19876	1	REBUSINE 4.648-12. 1756 F 70-00-180 BESIGNE 1.498 12. 1750 F 1760-180 PERISTRE 2.766 12. 1750 F 1766 186 BESIGNES 3.688 12. 1750 F 1760-186 BESIGNES 186 12. 1750 F 1760-180 BESIGNES 186 186 187 E 1870-803 I JEN	24546 24546 24546 24546 20440	G4-178-TB-4641-T G4-178-TB-2271-T G4-178-TB-2281-T G4-178-TB-2331-T 2180-3351
66831 44832 66843 66834 66834	0891-8433 0297-0419 1985-0401 0287-8381 0287-9468	# 0 ft 1 ft	n F	REPRESENT 2, PORT 13, 1854 C (1940-1940 FF 1940-1940 FF 1	21546 24546 24546 19781 24146	D4-17H-1H-RPG1-F C4-17F-FB-7H-FF D4-17H-TB-5D1-F HC4C17H-TH-YBP1-F C4-17H-TB-1DD5-F
56830 669.59 56940 56841.8 56841.8	0757-0450 0757-0394 0757-0394 0690-3134 9590-3137	3 0 0 0 3	7	REGISTOR 5.11K 1X .125M f (C-8) 100 8887118 51.1 1X .125M f 1000 180 80 311 b 11.1 1X .125M f 1000 180 80 311 b 11.1 1X .125M [100 1 100 1 100 80 311 b 12.10 1X .125M [100 1 100 1 100 87 0131 B 17.10 1X .125M [100 1 100 1 100	24546 24546 24546 24546 24546	P4-128-T0-8111-F C4-120-T0-8181-F E4-120-T0-8181-F E4-120-T0-8181-F E4-120-T0-1262-F E4-120-T0-1262-F
(File 41) (File 43) (File 44) (File 5) (File 46)	1757-0417 0767-0417 3670-0684 0678-1004 9670-6584	りおいラケ		## 15-01 9 ACC 1 2 ACC 2 ACC 10-01 ACC 10-01 ACC 12 ACC 10-01 ACC 12 ACC 10-01 ACC 12	24546 24546 24546 24546 24546	E4-176-19-5600-F D4-170-10-5690-7 D4-170-10-9450-7 D4-170-10-3563-F D4-170-10-3563-F
16847 SER4D 36849 36859 × 36852	8690-8004 8690-3155 8957-1094 9757-0420 8698-4953	9 1 1	. 1	PERIOTOR 2.758 % , 1258 1 10-04-780 PERIOTOR 4.644 % , 1258 1 10-0-100 PERIOTOR (4.28 % , 1258) 10-0-100 PERIOTOR (4.28 % , 1258) 10-0-100 PERIOTOR 2.456 % , 1258 1 10-0-100	24546 24546 24546 24546 24546	C4 17B-T0 2151-6 C4-17B-T0-4641-F C4-17B-T0-1421-F C4-17B-T0-1621-F C4-17B-T0-1621-F
(AR53 (AR54 (AR55) (AR56) (AR56)	1757 - 8417 8698-4433 8757 - 8460 8757 - 8469 8679-3417	1 4 0	3	RESIGNION AND IX .400M F 10000-100 FEBRUAR 2.768 12 .100M F 10000-100 RESIGNION AS R XY .100M F 1000-100 RESIGNION ASSAULT .100M F 1000-100 RESIGNION ASSAULT .100M F 1000-100	24646 24646 24646 24646 2046	04-170-18-6018 T 04-170-18-2761-F 04-170-18-6192 F 04-170-18-6111 F 3690-24-17
សម្រាប ស្រាប់ សម្រាប់ សម្រាប់ សម្រាប់	8757-0056 8757-0430 8757-0346 9757-8846 0698-3486	********	. 4	## DISTOR 23K 12 . 14 F 1R:01:180 ## DISTORE F:116 1X .12% 6 (15-84 130 . ## DISTORE F:116 1X .12% 4 15-81:10h ## DISTORE F:12 .13% 4 F 6-91:10h ## DISTORE F:13 .13% 4 F 6-91:10h ## DISTORE F:3.48 1 .2% F 6-91:10h	20400 24546 24846 24846 20400	0767-0856 C4-776-TB-3111-F C4-776-TB-3000-F C4-770-18-1080-F N670-3466
50163 60864 60865 60862 60862	8959 8460 8267-0439 8659-3412 8252-0486 8259-0438	1 4 B 0 H	'	WEBSCHIAM ALORE IX JEDNET HOUSE THE HITHIETOW ALUKE IZ JEDNET IZERS-TON HIGHIETOW PALOK EZ JEDNET IZERS-TON HIGHIETOW PALOK EZ JEDNET IZERS-TON HIGHIETOW PALOK EZ JEDNET IZERS-TON HIGHIETOW PALOK	24545 24545 20488 20408 - 24446	C4-178-18-5192-F C4-178-T0-6911-F 8591-24-7 8797-8856 C4-170-19-511-F
695B 4369 6970 6973	0257-0346 0757-0346 0670-3406 0757-0460 0670-3417	225-0		RESISTOR 10 12 .1254 F 10-01-100 HENCISHS 10.27 .1354 F 120-0-135 RESISTOR 1.354 F.2.59 E 10-01-200 HESSISTOR 61.26 F2 .1254 F 10-01-200 HESSISTOR 61.26 F2 .1254 F 10-01-200	84546 124546 126400 84546 26400	C4 170-50-1888-1 C4-178-10-1880-F BGH-3406 G4-178-50-6198-F BGH-3417
	, · .	Н				

Table 6-3. Replaceable Parts

٠					Table 6-3. Replaceable Parts	-	
	Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	64874 86875 86876 66877 64878	0757-0854 0757-0434 0757-0344 0757-0346 0670-3406	93025		REDITION 758 (X 50 F 10-0)-100 PERITIFUE DI 11 (X 1776 F 10-0)-100 REDITIFUE DI 12 (1776 F 10-0)-100 REDITIFUE DI 1 (X 1776 F 10-0)-100 REDITIFUE DI 3 (X 1776 F 10-0)-100 REDITIFUE DI 3 (X 10-0)-100	201480 24546 24546 24546 20488	9757-0056 G4-1/8-10-5;11-F C4-1/8-10-1080-F C4-1/8-10-1080-F 0478-3406
	A6879 A6881 A6882 A6883 A6884	8737-8468 8670-3417 9757-8856 9757-9439 8757-8346	1 D 7 3 2	.*	REMEMBRA 41.9% IX .10.04 The billion REMEMBRA 71.7% IX .5M Tidabi-Tab REMEMBRA 72.7% IX .5M FILEBI-TAB REMEMBRA 73.7% IX .5M FILEBI-TAB REMEMBRA 74.7% IX .12 M FILEBI-TAB REMEMBRA 74.7% IX .7% FILEBIA 74.7% FILEBIA	24546 28480 28480 24546 24546	E4-1/8-T0-6192-F 0A98-3417 0757-0956 C4-1/0-T0-01117-F C4-1/8-T0-6NP8-F
	AARHS AARGA AARGB AARGP AARGB	9757~034A 0A98~340A 9A98~8092A 0757~0450 0A98~08H3	2 5 7 8	. 2	RESISTOR TO 12 .1256 F TC-6-100 RESISTOR 1.38 t 2.00 F TC-6-100 RESISTOR 0258 12 .1256 F TC-6-100 RESISTOR 51.8 t 2.1256 F TC-6-100 RESISTOR 51.8 t 2.1256 F TC-6-100	24346 20488 20488 24546 24546	64-1/8-10-1089-F 9670-3486 9678-9026 64-1/8-f0-5112-F 64-1/8-70-1961-F
	A6892 A6893 A68304 A68307 A68110	0598-0625 0757-0458 8590-0083 0598-3155 0598-3151	37827		REGISTOR DOSM IX 105M F IC-0106 HEISTOR SILN IX 125M F IX-0200 PERISTOR 1-9M IX 135M F IX-0110 REGISTOR 1-9M IX 135M F IX-0110 REGISTOR 14.7M IX 155M F IX-0110	20489 24546 24546 24546 24546	3698-8826 C4-1/8-10-3312-F C4-1/8-TD-1961-F C4-1/8-TO-1492-F C4-1/8-TO-2071-F
	AARIII AARIII AARIII AARIII	0757-0442 0757-0274 1757-0442 0757-0442 0757-0443	75790-	t	REGIOTOR 18% 1% 1804 F TO-65-100 REGISTOR 12% 1% 1254 F TO-65-100 REGISTOR 10% 1% 20% F TO-65-100 REGIOTOR 10% 1% 12% F TO-65-100 REGIOTOR 10% 1% 12% F TO-65-100	24546 24546 24546 24546 24546	04-1/8-T0-1002-F 04-1/8-T0-1211-F 04-1/8-T0-1087-F 04-1/8-T0-1002-F 04-1/8-T0-1102-F
	A68116 A68116 A68116 A68119 A68120	9707-0442 0707-0280 4707-0289 0707-0394 9707-0300	9 3 2 5 7	7	RESISTING SON 12 .120M F TU-B4-100 RESISTING H 12 .120M F TU-B4-100 RESISTING H 12 .13 12 12 12 TU-B4-100 RESUSTING 12 .13 12 .12 M F TU-B4-100 RESUSTING 12 .22 12 .12 M F TU-B4-120 RESUSTING 13 .62 N 12 .120M F TU-B4-120	24546 24546 19701 24546 24546	G4-1/8-T0-1002-F G4-1/0-T0-1001-F HT461/8-T0-1332-F G4-1/8-70-5/81-F G4-1/8-T8-5621-F
	AGRICE AGRICE AGRICE AGRICE AGRICE AGRICE	0757-1094 6690-0003 0690-0005 2100-3351 0757-0394	9 8 8 8	; a	REDIDIOS 1.47X IZ JCM F TC-1-100 REBIDIOS 1.98X J. 162M F TC-00-180 REDIDIOS 1.98X J. 162M F TC-10-100 REDIDIOS TRHE 300 LEX C DIDE-ADJ 1-YAH REDIDIOS TRHE 300 LEX C DIDE-ADJ 1-YAH	24546 24546 24546 29460 24546	C4-1/0-70-1471-F C4-1/0-T0-1961-F C4-1/0-T0-2611-F 210#-3331 C4-1/H-T0-31R1-F
	AARLZA AAR127 AAR128 AAR129 AAR139	0570-3447 0578-0005 0757-0200 0757-0280 0757-0442	4 0 7 3 P	•.	REDIATOR ACC 12, 125M F 1C=0→100 REDIATOR 2.0K IX, 125M F 1C=0→100 REDIATOR 3.64M IX, 125M F 1C=0→100 REDIATOR 1M IX, 125M F 1C=0→108 REDIATOR 1M IX, 125M F 1C=0→108	24546 24546 24546 24546 24546	D4-1/8-10-402R-F C4-5/8-10-2611-F C4-1/4-10-0621-F C4-1/8-10-1001-F G4-1/8-10-1002-F
	A6R132 A6R133 A6R134 A6R135 A6R136	0699-3438 0707-0481 0707-0416 0707-0416 0100-3075 0757-0280	3 0 7 1 3		REDITTER 147 1X 125M F YG-B-1DD REDITED 10 1X 125M F YG-B-10D REDITTER 419 1X 125M F YG-B-1DD REDITED 418 1X 125M F YG-B-1D REDITED 1H 1X 125M F YG-B-1DD	24546 24546 24546 20488 24546	C4-1/B-T0-1478-F C4-1/B-T0-181-F C4-1/B-T0-A19P-F 2100-3273 C4-1/B-T0-1003-F
	A68137 A68138 A68139 A68148 A68141	0APG-31A2 0APG-341B 0APE-3152 0757~0041 0APG-341P	0 2 4 4 0	2 2	REDITION 46.44 32.1254 F TC-90-108 HEDITION 16.1 N I	24545 24545 24545 21480 21488	C4-1/8-TC-4642-F 8690-3410 C4-1/8-T0-3402-F 0737-0041 8690-3419
	A68142 A68143 A68144 A68145 A68146	0707-0346 0757-0346 0698-3413 0698-3413 9757-0438	00442	•	REGIGITIN 10 1% 12554 F 10-05-108 REGISTRY 18 1% 12584 F 10-05-100 REGISTRY 13 354 F 3 54 F 10-05-100 REGISTRY 13 354 F 3 554 F 10-05-100 REGISTRY 13 154 F 10-05-100	24344 24344 26480 20480 24446	G4-1/B-70-1088-F G4-1/B-70-1088-F 969B-3413 869B-3413 G4-1/B-70-5111-F
	A68147 A48151 A68151 A48152 A68153	0757-0279 0757-0274 2100-3352 0757-0290 2100-3207	0 6751	, ;	REGISTOR 3.1AM 12.32M F 10-03-108 REGISTOR 1.23M 12.12EM F 10-03-108 REGISTOR 1416 1M 102 C 102-104 REGISTOR 1416 1M 102 C 102-104 REGISTOR 1416 1M 102 C 102-104 REGISTOR 1416 M 104 REGISTOR 1416 REGIST	24546 24546 20480 19701 20480	C4-1/B-10-3161-F C4-1/B-10-1211-F 2130-3332 HF4C1/B-13-4(9)-F 2130-3207
	A4R154 A6R185 A6R156 A6R156 A6R15B	0678-3418 0698-3152 0737-0841 0698-3419 0757-0346	0.000		REDITITOR 26.1% X .3U F 10-0300 REDITITOR 3.40 X .1054 F 10-030 REDITITOR 2.1% 3.0U F 70-0100 REDITITOR 2.1% 3.0U F 70-0100 REDITITOR 3 2.1264 F 70-0130	28400 24046 28400 2840 24546	0478-3418 "A-1/9-78-3481-F 0707-3041 0678-1419 C4-1/8-70-1088-F
	AGRISP AGRIGI AGRIGI AGRIGE AGRIGE AGRIGI	0737-0344 9698-3413 9698-3413 0757-0401 0757-0401	24460		RESISTOR 10 13, 12/54 F 727-35-100 REDISTOR 12, 38, 12, 58 F TC-05-100 REDISTOR 13, 38, 12, 58 F TC-05-100 REDISTOR 13, 38, 12, 1254 F TX-05-100 RESISTOR 100 12, 1254 F TX-05-100 RESISTOR 100 13, 1254 F TX-05-100	24346 28488 28488 24346 24346	G4-1/8-T8-10RG-# B498-3413 U699-3413 C4-1/8-T8-181-F C4-1/0-T0-181-F
	AAR166 AAR167 AAR168 AAR169 AAR172	0757-8481 0757-0401 0757-0401 8757-0403 0757-0449	2000		REDIGTOR 100 1% .3POM F 10-0*-100 REDIGTOR 150 1% .1EDM F 10-0*-100 REDIGTOR 100 1% .1EDM F 10-0*-100 REDIGTOR 100 1% .1EDM F 70-0*-100 REDIGTOR 100 1% .1EDM F 70-0*-100 REDIGTOR 100 1% .1EDM F 70-0*-100	24546 24546 24546 24546 24546	C4-1/B-T8-181-F C4-1/B-T0-181-F C4-1/B-T0-181-F C4-1/B-T0-181-F C4-1/B-T0-180P-F
ľ							

Table 6-3, Replaceable Parts

• .				Table 6-3. Replaceable Parts		
Reference Designation	HP Part Number	C	Qty	Description	Mfr Code	Mfr Part Number
968173 A68174 A68175 A68175 A68177	8757-8442 8757-8483 9757-8483 9757-8483 9757-8442	90099		DEGREE OF THE WEST, STINCE PROFITED REPORTED BY THE PROFITED B	24546 24546 24546 24546 24546	C4-1/0-T0-1000-F C4-1/8-T0-501-F C4-1/0-T0-161-F C4-1/8-T1-1082-F C4-1/1-T0-2007-P
AA9178 AA9179 AA9180 AA8181 AA8188	0757-8442 0757-0442 0757-0401 0757-0200 8757-0401	0 7 6		### ##################################	24546 24546 24546 28480 24546	P4 -1/8-10-108-F C4 -1/8-TB-108-F E4 -1/8-TB-161-F 0787-0208 C4-1/1-TB-181-F
AGRIBY AGRIPO AGRIPS	0757-0401 8690-3458 0757-0279	D ?	1	REDIRITOR (AR 12 1200 F TC=0 - 100 REDIRITOR AR 28 12 1250 F TC=0+-100 REDIRITOR 3 168 12 1250 F TC=0+-100	24546 24546 24546	04-170-10-102-F 04-170-10-4099-F 04-170-70-3161-F
A6TP1 A61P2 A6TP3 A6TP4 A6TP5	0360-035 0560-0650 0560-0650 2560-0650 0560-0650	0 0 0		TEMBHAL TEUT FRIHT PER IEMRINAL TEUT FOIDT PER TEMBHAL TEUT FOINT PER TEMBHAL TEUT FOINT PER TEMBHAL TEUT FOINT PER	baduq badan bangu banap banun	OMBER BY DESCRIPTION
A61P6 A61P7 A61P0 A61P9 A61P10 :	8360-0535 0360-0535 0360-0535 0360-0535	9 8 8 0		TERMINAL TRIT UNIME PER TEMINAL TRIT WILHT PER TEMINAL TRIT WILM PER TEMINAL TRIT WILM PER TEMINAL TRIT WILM PER	02 000 0000 0 02 000 00 000	CHEER DY BEGERIPTION THERE BY BEGINFIPTION THERE BY BEGINFIPTION CHEER BY BEGINFIPTION CHEER DY BEGINFIPTION
0.5171 6.1912 6.1913 6.1914 6.1915	1360-0535 0360-0535 1360-0535 0360-0535 0360-0535	00000		TERNYMM. TERT PRIME PER TERNYMM. TERT FURNT PER	00000 00000 00000 00000	ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY THE ORDER B
A61P16 06TP17	0360-0535 0360-0535	D		TERHTMAL TEST POINT PED TORITHAL TEST POINT PED	000000 000000	ORDER DY DESCRIPTION
A601 A602 A603 A603 A603	1024-0041 1024-0417 1020-1210 1024-0610 1024-0367	06715	1	TO UP ARP HE TO 49 DEC TO SHIFTCH AND COUNTY TO UP COUNTY TO CATE THE HE WHO HE TAVE KINS, IT IND TO MULTIPLES A CHAN AND BURY TO DIFFE TO THREE VICES IN COUNTY TO SAY	69914 89614 63296 UAAAS 04213	1 (4.3) DH 1 (1 1.5.3)) 697 (1,65.1)) 69.746,60 81.766,60 61.766,60 61.766,60
ALURZ ALURE	1702-0147 1702-0017	3		PIODE-ZHR 6,199 % □U-35 PD+,46 PIODE-ZHR 6,199 % NF-AT PJ+,46	2040a 2040a	1902-0049 1902-0049
N7	au1143P1100h	1	,	PRODUCIDE ANALISM V	Baena,	anima _t onabu
A701 A702 A703 A704 A705	9385-3228 8166-4386 9198-8116 8188-8279 8368-8179	6 3 1 3 P	1.	CAPAGITING-RAD DELITIONS SECURE TA CAPAGITING-RAD ALONG - HAZ ARADID TA CAPAGITING-RAD ALONG - HAZ ARADID TA CAPAGITING-RAD SING - HAZ ARADID TA CAPAGITING-RAD SING - HAZ ARADID TATA	56209 20400 56209 56209 20400	15 00 (PANYO) SRIP 81 (G. 849) (15 00 / 108 (PANYO) (G. 15 00 / 108 (PANYO) 15 00 1 (RAYO) (G. 16 0 / 16 0
A7C4 A7C7 A7C8 A7C9 A7C10	0160-4084 0160-4084 0160-4084 0160-4084 0160-4084	0000	1 29	UNIVELLING-FIND TRUTH - 152 TRUTHS HIDA CAPACITOR-FYD JUFF - 204 SOVID CER CAPACITOR-FYD JUFF - 204 SOVID CER CAPACITOR-FYD JUFF - 204 SOVID CER CAPACITOR-FYD JUFF - 204 SOVID CER	20400 20400 20400 20400 20400 20400	N 1 (de - P.He.Y.) D 180 4 D 34 D 180 4 D 34 D 180 4 D 34 D 180 4 D 34 D 180 4 D 34
A7011 07012 A7013 A7014 A7015	0160 4084 0160 4084 0160 4084 0160 4084 0160 4084	8688		CAPACITOR FXD. IUF + -20x 50VDC CER CAPACITOR FXD. IUF + -20x 50VDC CER CAPACITOR FXD. IUF + 20x 50VDC CER CAPACITOR FXD. IUF + 20x 50VDC CER CAPACITOR FXD. IUF + -20x 50VDC CER	· PHADD 200400 · POADS · POADS FOADD	0180 4094 0180 4084 0190 4084 0190 408A 0100 408A
A2016 A2017 A2018 A2019 A2020	0180-4084 0180-4084 0180-4084 0180-4084 0160-4084	9 9 9 8		CAPACITION EXD. 1UF +-20% SDVDC CER CAPACITION EXD. 1UF20% SDVDC CER	PO 400 89408 PU 408 FU 408 FU 408	U160-4004 U100 4084 D160 4084 D160 4084 D160 4084
6702) 67022 67023 67024 47025	0100-4084 0160-4084 0160-4084 0180-4084 0180-4084	8 8 8		CAPACITOR FAD. 10F 4—20% 50VDC CER CAPACITOR FAD. 10F 5—20% 50VDC CER	FORMU FURDE FIREDO FORMO FORMO FORMO	0100 409a 0100 4094 0160 4094 0160 4094 0160 4094
AVE24 AVE27 AVE28 AVE29 AVE38	D180-4084 D180-4084 D180-4084 D180-4084 D180-4084	8 8 8 8		CAPACITOR PXD . IUF +-20% SDVOC CSH CAPACITUR PXD . IUF +-20% SDVOC CSH CAPACITUR PXD . IUF +-20% SDVOC CSH CAPACITUR PXD . IUF +-20% SDVOC CSH CAPACITOR PXD . IUF +-20% SDVOC CSH	(*************************************	0160 4084 0160 4084 0160 4084 0160 4084 0160 4084
A7E35 A7G32 A7C33 A7C34 A7C34	0160 4084 0160 4084 0160 4034 0160 4084 0160 4084	8888		CAPACITOR-FXD .1UF +-20% 60WDC CER CAPACITOR-FXD .1UF +-20% 60WDC CER CAPACITOR-FXD .1UF20% 60WDC CER CAPACITOR-FXD .1UF20% 60WDC CER CAPACITOR-FXD .1UF20% 60WDC CER	70480 20408 20403 20400 20400 20500	D160.4184 D180.4184 O160.4384 O160.4384 O160.4384
			٠. ا			
		_		<u> </u>		

Reference Designation	HP Part Number	C	Oty	Description	Mfr Code	Mfr Part Number
N7C36	0181-0291	3		AT DOWN: IN	51509	150D105X9035A2
A/FCR1 .	1901-0050	3	,	DIDDE BUITCHING BOV 200MA 2NG DO-35	20400	1901-0050
A7E1 A7E2	1251-4287 1258-0141	2	1	GMINT DIP B-POBITION JUNGER-REM	20480 20490	1251-4707 1250-0141
A731 A732 A733 A734	1206-8687 1251-6667 1251-5651 1251-7819	5 5 7	1 1	DOCKET-IC 14-CONT DIP DIP-CLDR CONNECTOR 54-PIM H POBT TYPE CONNECTOR 154-PIM H POBT TYPE CONNECTOR-HEADER 4 H 28	27490 27480 27498 29490	1210-4647 1251-6647 1251-5651 1251-7819
A7L2	9100-178A			CHOILE-MEDE BAND SHAX-640 DING THE HILL	02114	V8200 20/4D
АТМР 1	4300-045B ·	в	3	DPACER-RVT-DN ,437-18-LG ,350-18-1D	E0480	93BB-045B
A791 A792 A783 A784 A785	0548-3440 0757-0442 0570-3152 0757-0280 0757-0442	7 9 8 3 9		BERRATOR 194 13 125M F TC=00-103 BEDIATTR EN 12 125M F TC=00-103 REDIATOR 44,44 12 125M F TC=00-103 BEDIATOR 14 13 125M F TD=00-100 REDIATOR 18 12 125M F TD=00-100	24546 24546 24546 24546 24546	C4-170-TH-1978-F C4-170-T0-1007-F C4-170-T0-4647-F C4-170-T0-1647-F C4-170-T0-1087-F
A7R6 A7R7 A7R8 A7R8 A7R18	8678-3260 0757-6442 6757-9280 0757-9289 6757-9430	97333		REDIFIER ASSETS HER RETRIEVED BY TO-0-100 REDIFIER REDIFIER RETRIEVED BY TO-0-100 REDIFIER REDI	201480 84546 24546 24546 24546	0698-3260 C4-1/6-T0-1000-F C4-1/6-T0-1001-F C4-1/4-T0-1011-F C4-1/G-T0-5111-F
A7R1L A7R12 A7R13	0757-0440 0478-3444 0757-0448	7	,	REBISTOR 7.5x iz .1350 F TC=0+-108 REBISTOR 316 1% 1250 F TC=0+-108 REBISTOR 18K 1% 1250 F TC=0+-100	24546 24546 24546	C4-1/8-T9-7501-F C4-1/8-T9-3164-F C4-1/8-T9-1002-F
A781 -	3101-2521	3	. 5	DE DECEMBE ADO, VADA-RRE-PID RES-HOTTEG	P8401	#101-2521
A7TP1 A7TP2 A7TP3 A7TP4 A7TP5	0340-0535 0360-0533 0360-0455 0360-0535	0 0 0 0		TAMBIMA, TEBT POINT POB TERMINA, TEBT POINT POB TERMINA, TEBT POINT POB TERMINA, TEBT POINT POB TERMINA, TEBT POINT POB	00000 00000 00000 00000	ORDER BY DESCRIPTION ORDER BY SECUREFISH ORDER BY BESTERFISH ORDER BY DESCRIPTION
A71PA A71P7 A71PB A71P7	######################################	0 0 0		TERNINAL TENT POINT PCB TERNINAL TUNT POINT PCB TERNINAL TENT POINT PCB TERNINAL TENT POINT PCB	00000 00000 00000 00000	DADER DA DERCEILLOR GEORGE DA DESCRIPTION GEORGE DA DESCRIPTION GEORGE DA DESCRIPTION GEORGE DA DESCRIPTION
A70) A702 A703 A704 A705	1020-0579 1810-0206 1020-1917 1820-1917 1910-0204	9 1 1 1	b	IC MV TIL MONDOTEL SETRIC BUPL METHOMATHER DE-BITTO.OM OWN X 7 TO BTM ITLLE LINE BAVE OCTL IC BTM ITLLE LINE BAVE OCTL METHOMATHER DI-BITTO.OM OWN X 7	81295 81121 91295 81295 81295	PHZ41P(3)N POBA103 DA74LR24BN RNZ41R24BN 2 IIIA103
A7UA A7U7 A7U8 A7U9 A7U18	1016-0492 1016-0493 1016-0493 1016-0493 1016-0493 1016-0493	0 0 0 0		10 HHDS 40% (4K) STAT RAN 200-HS 3-5 " 10 HHDS 40% (4K) STAT RAN 200-HS 3-5 " 10 HHDS 40% (4K) STAT RAN 200-HS 3-5 10 HHDS 40% (4K) STAT RAN 200-HS 3-5 10 HHDS 40% (4K) STAT RAN 200-HS 3-5 10 HHDS 40% (4K) STAT RAN 200-HS 3-5	34649 84649 34649 34649 34649	P214A-4 P214A-4 P214A-4 P214A-4 P214A-4
A7011 A7012 A7013 A7014 A7015	1018-0492 1829-1917 1810-0286 1820-2493 1820-1216	D 1 8 8 8 3	1 3	C HOLD ACCE THAN ACCE HOME OF THE CONTROL OF THE CO	34649 01293 01321 01293 01293	P23140-4 CR7415240H 29041E3 CR725161N 1N74LB138H
A7016 A7017 A7010 A7019 A7020	1826-1144 1028-1197 1826-1285 1826-1238 1826-2875	69 664	1 1 3	IC GATE ITL LIN HOR GIAD P-1MP IC GATE ITL LIN HAMS GIAD 3-1MP IC GATE ITL LIN HAMS-GRAID 3-1MP IC GATE ITL LIN HAMS-GRAID 3-1MP IC GATE ITL LIN HAMS-GRAID 3-1MP IC HAMS-GRAID COM- IC HAMS-GRAID P-1MP IC GATE ITL LIN HOR GIAD P-1MP IC GATE IC HAMS-GRAID COM- IC GATE ITL LIN HOR GIAD P-1MP IC GATE IC GATE ITL LIN HOR GIAD P-1MP IC GATE ITL LIN HOR GIAD P-1MP IC GATE ITL LIN HAMS-GRAID P-1MP IT	01295 81295 81295 81295 81295	8N741,802H 6N741,800H 6N741,814H 8N741,8273N 6N741,6273N
A7UR1 A7U20 A7U23 A7U24 A7U20	1020-2075 1020-2075 1020-2405 1020-2740 1026-1214	44002	2 1	TO HIRD TYL LO TO HIRD TYL LO SUB OUTL TO REMY TYL LO SUB OUTL TO DESS TYL LO SUB OUTL TO DESS TYL LO STOR O'LIME 3-18P	01295 01295 01295 20400 01295	BR74LB249N BR74LR249N BR78160N 1800-2740 BR74LB130H
A7026 A7027 A7028 A7029 A7031	1820-1216 1820-1989 1830-1112 1826-1197 1826-1729	3 7 8 9 3	1	EC DODR TIL LB 3-TH-B-LINE 3-INP IC EMIR TIL LB DIN DUAL 4-BIT IC FF TIL LB D-TYPE PHS-EDIT-TRIC IC GATE TIL LB CAN DUAD P. INP IC LEW TIL LB CAN LEAR H-BIT	01295 92863 81295 01295 81295	8H74L5L3NN 74L03Y3PC 8H74L674CN 8H74L80NN 9H74L625YN
A7631 A7032 A7033 A7034 A7035	1020-1775 1020-1775 60053-96001 60053-96002 1020-1144	11676	. P . L . L	IC SHE-RETH ITL 18 MED-EDGC-THIG PHL-IN IC SHE-RETH TH, LE MCC-EDGC-TRIE PHI-IN IC-MOH-PROBRAH 2N X B IC-MOH PROGRAM BN X B IC-MOH PROGRAM BN X B IC-SHE CITL LE NEW GUIDD 2-INP	81295 91295 20489 28489 01295	8N74LB165N 8N74LB165N BRH53-080BL 6883-180BC 9874L802N
A7U3A A7U37 A7U3B A7U3P A7U46	1028-1435 1020-1430 1028-1438 1028-1438 1820-1438	B 1 1	3 6	IC EMTR TTL LD BIN-UP/DDWN GYNCHRD ID MIXM/DATA-BEL ITL LB S-ID-1-LINE GHAD IC MIXM/DATA-BEL ITL LB S-ID-1-LINE GHAD IC MIXM/DATA-BEL ITL LB S-ID-1-LINE GHAD IC MIXM/DATA-BL ITL LB S-ID-1-LINE GHAD	01295 01295 41295 01295 61295	8N74LB669N 8N74LB257AH 8N74LB257AH 8N74LB257AH CN74LB257AH

Table 6-3. Replaceable Parts

lable t-J. Replaceagle Parts											
Reference Designation	HP Part Number	C D	City	Description	Mfr Code	Mfr Part Number					
A7041 A7042 A7043 A7044 A7044	1025-1440 1025-1430 1020-112 1025-1292 1025-1917	1 1 7 1		IC MEXISTANTA-DEL TIL LO 2-70-1-LINE GUAD IC MUXISTANTA-BET. TO LO 2-711-1-LINE GUAD IC FF TIL LO D-TYPE POD-EDEE-TRIG IC DATE TIL LO MAD TIL 3-LIN IC M'R TIL LO LINE DRVM OCTL	01295 01295 01295 01295 01295	8H74L0257AH 6H741.9257AH BH741.974AN 6H741.0 '4 BH741.8k = wN					
A7046 A7047 A7048 A7047 A7050	1820-1917 1826-1117 1826-1991 1826-199 1826-2889	B 1 1 5	1	ED DEP TIL LO LING BRUS ORTH. ED FF TIL LS D-TYPE POD-EDUE-IRIG ED ENIR TIL HE DEED DUM, 4-DIT ET HAV TIL HINER 1-INP EC-6382B E MPU	01270 01275 01275 01270 20400	6N741.6240N 9N741.6396N 9N741.6396N 9N741.6364N 1820~25119					
A7051 A7052 A7053 A7053 A7054 A7055	1910-1207 1910-0207 1926-0386 1930-1211 1920-1144	4 6 2 6 6	1 1	NEIGRN-REI D-DIPCP-SK DIM X 7 HCTMANK-REI B-BKPSP-SK DIM X 7 HCCOMPARATOR C 2000 10-01P-C P4G IC GATE TIL LO EKCL-OR BIAD 2-1N IC GATE TIL LO MAG QUAD 2-1N	81121 81121 27814 01295 81295	200 A227 200 A227 103 A247 107 ALBOM 107 ALBOM					
A7156 A71157 A7158 A7159 A7168	1820-1197 1820-1197 1820-1144 1820-1197 1820-1435	9 9 5 9 8		IC GAIE TH. LI NAMB GUAB 2-FMP IC GAIE TH. LI MAND GUAD 2-IMP IC GAIE TH. LI NOR GUAD 2-IMP IC SAIE TH. LI NAMD GUAD 2-IMP IC SHIE TH. LI BIE BUFDDUM SYNCHIO	01295 81295 81295 81295 01295	BN741,540H IN741,000M BN741,542M IN741,600M ON741,6649H					
A7D41	1020-1435	a		TO CHIR TIL LIS DIN HEZDOWN BYNCHRO	0)295	DN74LB669H					
A7UR1 AKTA 1Y7A	1762-3659 1200-0541 1013-0270	1 2	1	Diore-the 3,830 Sz DO-33 FD=.4N Socket-ic 2460at dip opside CRYSTAL-CLOCK-DSCILLATOR	20480 20480 20490	1902-3859 1200-0841 1013-0276					
AB	1006-6000	7	1	PUBE-EN FOWER SUPPLY ADSEMBLY	28490.	00053-40012					
AUC1 AUC2 AUC3 AUC4 AUC5	8168-4284 	42746	7 1 2	EAPACITHS FXD .833UF (-10X TD0XOC CFR CAPACITHS FXD 80UF-55-18% ATBUDG N. CAP 1410A-NAD 220DF-1-20X 250VDC CRR CAP 170R-FXD .833UF10% 180VDC CRR CAPACITOS-AL 43DUS T0VDC	11642 20480 20480 11642 2040)	%80-809-K78-3H3K 018-4993 0180-4999 380-888-X78-33K 6388-3214					
AHC6 ABC7 AUC9 ADC7 ANC10	8168-4984 0188-0114 8189-0291 0180-3214 0160-4084	B 7 7 6 0		CAPACITCA-FAD .1UF 20% MEUGE CFG CAPACITCA-FAD A.6UF102 ASUDE TA CAPACITCA-FAD 1UF10% MSUDE TA CAPACITCA-FAD .1UF 10% MSUGG CFR CAPACITCA-FAD .1UF 728% MSUGG CFR	20480 58209 58289 20488 24488	0860-40P4 150D605X983HP2 150216X9875A2 0850-7234 0150-4084					
7136A E136A E136A E136A E136A	0180-0116 0180-02 0160-4002 0160-4002 0160-4002	1 3 0 6 0		CAPACITOR-FRD 6.00F+-10% 35VDC TA CAPACITOR-FRD 1UFF-10% 35VDC TA CAPACITOR-FRD 120F 1-10% 105VDC CER CAPACITOR-FRD 120F 1-10% 105VDC CER CAPACITOR-FRD 120F 1-10% 105VDC CER	56209 56209 20400 20400 20400	150L6BXXY03ABQ 150D10HXY03GBZ 0160-400Z 0160-400Z 0160-400Z					
A0016 A0017	0160-4002 0160-4084	å		CAPACITOR-FUD .CUT + TURE DVAL BANGE FRO	20488 28480	8150-4082 8150-4084					
ACCR1 ABCR2 ABCR3 ABCR4 ACCR5	1901-0036 1901-0036 1901-0036 1901-0036 1901-0036	00000	4	DIODE-PWR RECT 184644 4000 34 DO-41	28488 20488 20488 20488 20488	19810036 17010036 17010036 17010036 184404					
ABGR6 ABGR7 ABGR9 ABGR9 BTR18	1991-0858 1901-0058 1901-0858 1981-0418 1981-0418	3 3 7 7	. 1	DIGBE-SWITCHING BUY 286HA 2NE DD-15 Bione-SWITCHING BUY 286HA 2NE DD-15 BIODE-SWITCHING BUY 288HA 2NE DD-15 BIODE-PWP CEET 402V 1.50 BIODE-PWP CEET 402V 1.50	20400 20400 20480 28480 28480	1901-0000 1901-0000 1901-0050 1901-041B 1901-041B					
ADCR11 ABCR12 ABCR13 ADCR14 AUCR15	1901-0743 1901-0743 1901-0743 1901-0416 1901-0416	1 1 7 7	: -	DIOGR-PMS MECT MMSCA MOU 15 DN-41 DIOGR-PMS MECT MMSCA MOU 16 DN-41 DIOGR-PMS MECT MANGA 4800 16 DN-41 DIOGR-PMS MECT 4800 1.750 DIOGR-PMS MECT 4800 1.750	81295 - 81295 - 81295 - 21340 - 28400	ENGO4 ENGO4 ENGO4 EPO2-04EB 1901-04EB					
ADCRIA AGCRI7 ABCRID	1901-0743 1901-1743 1901-1743	1		DIDDE FUR RECT 1M4004 480V IA DD-41 DEUDE FUR RECT 1M4084 400V (A 2014) DIDDE-FUR RECT 1M4084 480V (A 2014)	01295 01295 01295	184884 184804 184004					
AGDB3 AGDB3 AGDB3	1998-0487 1998-0487 1998-0487	7		LED-LAMP LUM-INT=INCD IF-PRMA-MAX BUR-SU LED-LAMP LUM-INT=INCD IF-PRMA-MAX BUR-SU LED-LAMP LUM-INT=ENDD IF-PRMA-MAX BUR-SU	20400 20490 20400	5202-4504 5362-4504 5302-4504					
AIF1 ABF2 ARF3	2110-0333 2119-0333 2110-0384	?		FUDE 1.5A 1250 .258.27 FUDE 1.5A 1250 .258.27 FUSE DBZA 1250 .2512.033	284R1 28488 28480	2110-0353 2110-0353 2110-0384					
STON STON STON	1251-4348 1251-4966 1251-4340		, . ·	CONNECTOR 4-PIN H PODT TYPE CONNECTOR D-PIN H PORT TYPE CONNECTOR 6-PIN H PORT TYPE	29496 20490 20499	1251-4148 1251-4966 1251-4348					
ADMP1 ADMP2 ABMP3 ABMP4 ADMP5	03H0-1230 9515-0165 9515-0211 9535-964 1280-0043	9090		DIANDUFF-RVT-ON 10-HM-LG A.17-HM-DD BUT BEREL-HACH HIS N.S. SEMH-LE PAN-HB CEREL-HACH HIS N.S. SEMH-LE PAN-HD NUT-HEN DIL-CHAM HIS N.S. P. AMM-THE INDILATOR-KOTR ALUMINUM	00000 20400 00000 00000 20400	DPDER DY BENERIPTION 3515-0185 BENERIPTION GROUP BY BENERIPTION GROUP BY BENERIPTION 1230-2043					

Table 6-3. Replaceable Parts

Reference Designation	HP Part Number	СD	Oty	Description	Mfr Code	Mfr Part Number
ARHEA ADMES ATMES ATMES ARMES ARMES ARMES ARMES ANDES ATMES	1705-8173 1751-3313 0085300044 2788-0129 90053-20029 2100-0004 3055-4091 2198-9085 2198-3081	549928708		IMUBLATOR-MS IR DAP-GL CHUMBETTOR-GGL (GONT BKT .O#-IN-DGC-DZ RND HEATSINK GORIG-HACH-10-737 _312-TM-1C FAM-HD-FDZ] WASHERLE (NTL FNG. 4.715H-ID WASHERLE (NTL FNG. 4.715H-ID WAGNERLE (RTL TNG. 4.715H-ID	28480 28480 28480 08 080 28480 28480 20480 28480 28480 28480	128-0-173 128-1-2313 0065300044 00868 by 175581PT10H 19053-28029 2100-0004 3050-0897 2190-3015 2190-3011
6991 A182 6183 6384 6495	1994-0232 1954-0232 1954-0232 1954-0311 1894-0201	2 N 2 B 4	•	TRANSISTING NOW SET TO-39 PD=14 FT=15HEZ TRANSISTING NOW SET TO-39 PD=14 FT=15HEZ TRANSISTING NOW SET TO-39 PD=14 FT=17HEZ TRANSISTING NOW SET TO-66 PD=154 TENESTOR-DES NOW-SET TO-66 PD=154 THYRITOR-DES NAMES TO-66 VARM=10	28488 29488 29488 31.503 84713	1014-0232 1034-0232 1034-0232 204248 206505
ABILA ABR1 ADR3 ADR3 ADR4 ADR5 ADR6	1804-0232 0813-0001 0690-3459 0757-0390 0690-3451 0757-6465 0757-0465	2004764	1	TRANSTORM WIN NOT TO -39 FO -14 / F INTHMEZ REBISTOR HE 65:30 PM TC-04-20 MCB/INTO MINK 12, 1250 F TC-11-169 RESERVED 77, 12, 1250 F TC-11-169 RESERVED 77, 12, 1250 F TC-05-160 RESISTOR 1-34, 1250 F TC-05-160 RESISTOR 1-34, 1250 F TC-05-160 RESISTOR 1-34 K3 (1250 F TC-05-160 RESISTOR 1-34 K3 (12	28480 28480 20480 24546 24546 24546 24546	1854-8232 0813-000 0879-3459 E4-174-19-7588-F E4-174-11-357-F E4-174-11-1103-F E4-174-11-1103-F
ADET ATRO AERF APR10 AFF11	0690-3136 0757-0442 0696-3410 0757-6442 0757-0442	49000		PERFORM 17, 84 12, 1254 F TC-0100 BESTSTAM 18 12, 1254 F TC-0-110 RESTSTAM 24, 18 12, 126 F TC-0-110 RESTSTAM 25, 1254 F TC-0100 RESTSTAM 18 12, 1254 F TC-0100	24546 24546 24546 24546 24546	E4-1/8-T0-1702-F, E4-1/8-T0-1882-F 0498-3410 E4-1/8-1082-7 E4-1/8-T0-1882-F
AIR12 AUR\$3 ADR14 AUR\$5 ADR14	1690-3439 2110-1771 6707-0455 6707-0276 6690-3441	4 8 4 9 0	1	RECIDIUR 178 1X 125N F 17646-180 FREEDOM 188 BRO 52 WITH-ARS 1-16N RECIDIUR 172 1X 125N F 1764-100 RECIDIUR 176 1X 125N F 1764-100 WITHGR 275 1X 125N F 1764-100	24546 20409 21546 24546 24546	C4-1/8-T0-1788-F (1100-1771 C4-1/8-T0-1428-F C4-1/8-T0-1701)-F C4-1/8-T0-1208-F
AUR17 AUR20 AUR19 AUR20 AUR21	2108-1771 9757-9405 8757-1894 0576-1358 8757-0428	1 4 9 D'3		BEBRISTON-TENNE TOD 5% HE THE ABJ T TENNE HOTSTRIKE TAZ 1% (1984 F TESSELLE) TENNE TOSSELLE TENNE TOSSELLE TENNE TOSSELLE TAX 1% TOSSELLE T	2014(0 24546 24546 24546 24546	21:0-1771 54 - 170-10-1820 F F4 - 170-10-1471 F 54 - 170-10-3482 F 54 - 170-10-371 F
ADRES	0757-0346 08(1)1732	P:	, ' '	AF (1531)A (10 13 - 1754 (1 16-0 10) RESISTOR 1.06% SW PW TC-01-80	24546 20400	0.4-178-10-1080-F 0811-732
ABTO 1 OUTPO ADTO A AUTO A AUTO A	9360-8535 9360-9535 9360-9535 9360-9535 9360-9535	0		TORRIBAL, TEST BOINT FOR THE THEINAL TORRIBATION FOR TORRIBAL TORRIBATION FOR TORRIBAL TEST FOR THE FOR THE TORRIBAL TEST FOR THE	00000 00000 00000 00000	DAGCH BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION ORDER BY DESCRIPTION DAGER BY DESCRIPTION
Anut	1005-0641 1005-0765	5		ID-SOUR HEARING	2674618 2074618	1026-1631 1026-0763
r RUIIA ERVIJA KRUIJA KRUIJA	1902-0393 1902-0671 1907-0686 1900-0506	3075		BIDDT (780 tible4 ti.70 MZ BD-7 PD-50 BIDDT (780 50 AZ BD-14 PD-44 TB-1012 BIDDT (780 300 3X BD-14 PD-14 TB-1012 BIDDT (780 300 3X BD-15 PD-14 TB-1012	0 477 J 28400 28400 28400 21400	19944 1902-0073 1902-0655 1908-0506
VA VA	0 085.5 600 1 1	6	25 1	INTERLOGE MINICHN'S	20401	nansa-jagari
A963 A963 A963 A965	0180-0391 0180-0391 0180-4314 0180-3679 0100-0291	7 3 7 7 3	.57	CAPACITOR-FAD JOINE 1 DOS JAMES DE EAPACITOR-FAD JULE 182 3-900 TA CAPACITOR-FAD JOINE -122 2-000 TO CAPACITOR-FAD JOINE -122 JOUNG DEV CAPACITOR FAD JULE 182 3-900 TA	711480 76707 78480 714881 76244	0160-3879 15001-058903569 0160-4314 0160-3079 15001-058903962
A7E6 A9C7 A9EB A7U9	0100-0291 8160-3029 0160-3456 0160-36074	3 / A	}	CAPACITUS CAR SUCE TAX MEMBETA FARACITUS FARA MULTI CORX TAMOR FOR CAPACITUS FARACITUS CAPACITUS FARACITUS	61, 189 28410 3 0 90 20405	1508105XY#3563 0160-3979 0168-3956 - 9368-3974
AYCRI AYCRU AYCRI AYCRI AYCRI AYCRI	1901-0050 1901-0376 1901-0050 1901-0050 1901-0050	36333		DEDET-DETICENT ON THE THE DESCRIPTION OF THE DESCRI	20400 20400 20400 20400 20400	1901-0960 1901-0326 1901-0960 1901-0960 1901-0950
49696 49097	1901-0058 1901-0858	3		DIDDE-BEZTONINI NOU DNOMA PHO DO AS	20180 20400	1781-8050 1781-8050
VA15 VA11	1200-0809 1201-2565	¥	1 2	HORKET-IC 14 CONT DEP-FLOR COMMISSIONALES IN 18	20400 28400	125 - 7565
A91.1 A91.2 A91.3	9146-0144 9146-0144 9146-0144		3	JHENGLIN NT CHAPTED 4,70H 15% 1058%,761.G EMPICTOR RESERVED 4,710 10% 1058%,761.G PARTIE OF NEW 2,761.B 10% 10588,761.B	28480 20480 20480	9140-5144 9140-5144 9140-0144

Table 6-3. Replaceable Parts

		and the second			Table 6-3. Replaceable Parts		The second second
	Peference Designation	HP Part Number	C	Qty	Description	Mfr Code	Mfr Part Number
	A901 A902 A903 A904 A905	1854-9464 1851-0867 3664-8494 1853-0316 1855-828	0 1 1	Þ	TRANSISTOR NEW OF THE PROPERTY OF THE TRANSISTOR PRO 2M325) BT IT IN PROPERTY OF THE TRANSISTOR AND THE TRANSISTOR AND THE TRANSISTOR AND THE PROPERTY OF THE TRANSISTOR AFTER TH	28490 84713 29400 20400 17856	2054-0404 (9.30%) 1054-0404 1153-0316 (78/116
-	A948 A948	1955-1976 1954-1494 1954-0478	B 0 5		FRANCISTING IMECT PROTIES P. MAN D HIDT TRANSITIONE NOW DO TO 10 P. ANDRO TRANSITIONE BRANCIST NOW POWER AND TO	170.36 28460 28460	285114 1854-0404 1854-0475
	6981 6981 6982 AVRS 6984	0.448-4997 0.757-0438 0.690-6927 0.690-6342 0.757-0200	1 3 1 8 7	7 7	REBIOD 33. 12. 1000 F [Dec. 25. 25. 26. 26. 27. 27. 27. 27. 27. 27. 27. 27. 27. 27	20460 24546 20460 20400 20400	8490-4977 C4-128-18-5111-f 3698-4997 8699-6367 G4-341-18-5681-F
	AV85 A5UA NYR7 NYRU NYRU	0707-0436 0707-1090 0648-6368 0690-6368 0767-0394	3 5 8 7	1). (), (1)	#FWIGTOR 5.11# 3% 1754 F (160 - 180 #F310TOR 521 12 54 F (160 - 160 - 160) #F310TOR 521 1 54 F (160 - 165) #F310TOR 521 1 52 F (160 - 165) #F310TOR 521 1 12 (160 - 160 - 160 - 160) #F310TOR 51 1 12 (160 - 160 - 160 - 160)	24944 20498 20408 20408 20498 24546	G4-1/0-T0-5[1] -F 1/25/-199 0-6/0-6360 3-6/0-5360 F4-1/8-T0-6301-0
	A7810 AVR11 A7912 AVR13 AVII14	07:97-0394 07:97-0394 0690-3442 0690-6326 0670-6350	50 4 4 E	2 2	REDISTRO 1.336 1X 150 F 10-0+18a REDISTRO 51-1 1X 1250 F TE-0+18a REDISTRO 451 X 1250 F TE-0+18a REDISTRO CUOM 12 1050 F TE-0+25 REDISTRO 1804 12 1050 F TE-0+25	20488 24546 24546 17701 20400	######################################
	AV815 AV816 AV817 AV810 AV819	9678-0434 9757-0442 9649-8027 9648-6376 9767-9450	39 4 4 7	5	- REGIONS ON 12 1200 F TC-8-10 HISTORIAN 12 1200 F TC-01-10 HISTORIAN 12 1200 F TC-01-10 HISTORIAN 200 12 1200 F TC-01-10 HISTORIAN 200 12 1200 F TC-01-20 HISTORIAN 21 11 1200 F TC-01-100	20400 24546 20420 19731 24546	0490-8034 - 64-731-78-11339-F - 6490-8079-8033-B - 64-14-10-5119-F
	47908- AVR21 AVR21 AVR23 69824	1257-1442 1257-0236 0421-1035 1257-0442 5257-0474	9 3 9 0	*	REMINITOR 100 12 1250 F 1000-100 PTRICTUR N. 2. 1250 F 1000-100 REMINITOR 2.510 12 1250 F 1000-100 PTRICTUR 100 12 1250 F 1000-100 REMINITUR 100 12 1250 F 1000-100	24546 24546 24546 24546 24546	C4-179-10-1007-F C4-179-11-1001-F C4-179-10-010-F C4-179-10-100-F C4-179-10-5181-F
	99839 99850 99857 99859	07:57-0394 \$670-0804 0690-0004 \$757-0445 6698-0022	0 P P P		PRINTED WITE AT 17 AND F. CO.D. TO SHIRING REPORTED BY THE STATE OF THE SHIRING AND A	24546 24546 24546 24546 150400	C4-170-TI-SIH-F C4-170-TI-SIH-F C4-170-TI-SIH-F C4-170-TI-SIH-F C4-170-T6-1602-F G698-1002-
	A9830 A9833 A9833 A9833 A9833	8690-4157 8257-8442 0698-8027 8698-8027 0257-8447	39449		DEDITION TO SEARCH TO THE SEARCH TRADE AT A PROPERTY OF THE SEARCH	24546 24546 20488 20408 24546	04. (78×10±1962-11 14-170-14. 1160-1 8691-9002 04-11-1802 04-171-1000-1
	AYR34 AYR30 AYR30 AYR30 AYR40	8757-8442 9757-9445 8757-1094 9757-8416 9757-9467	9 77 9 Y 8	2	REGISTRE THE IT TESTS TO TESTS TO THE REGISTRE THE REGISTRE THE TOTAL TO THE REGISTRE THE REGIST	74546 74546 24546 24546 24546	C4-1/0-18-1809/r* C4-1/0-18-1909-r C4-1/0-18-227-r C4-1/0-18-18-9 C4-1/0-18-18-7
	AVH45 AVH46 AVH47	0767~0467 0670-0884 8670-8887	20.4	5 - 10 1 1 - 10 1	ODI-en-or 1 Mede, XI MESS HOTOLOGS BNE-0-07 TARRE, XI MESS HOTOLOGS USE XI MESSAL I NOTOLOGS	1145/40 24546 2040	C4 = 17B = T0 = 1213 = c C4 = 17B = T0 = 135 = c 0 0 2 B = BHR 7
1	A911	3101-2566		1.	SATUROUNCE DEBT DIFF.	2014(10	CHERT CHARLES TO CONTROL OF THE
	APIR1 04192 04193 AVIPS 19195	8360-0535 0340-0535 0360-0535 0340-0535 0340-0535	00000		TIMETRAL TEST POINT FOR HEARPAL TEST POINT FOR TESTING TEST POINT FOR TESTING TEST POINT FOR TESTING TEST POINT FOR	## ###################################	ORGEN DA SOLCHARALION DEGEN HA DISCHALION DEGEN DA SOLEENALION ORDEN DA OCHERIALION ORDEN DA OCHERIALION
1	691P6 691P9i	03740-0635 2374-0635			TARMENM TIME FOINT FOR . TERMENMS, THOS POINT FOR	10 100	DADCE BY DESCRIPTION
1.	A902 A902 A903 A904	\$010-030A 1010-0206 2010-0205 1026-0205	9	,	NCTWORK-REB 34 TAP HOLTS-VALUE HEIWORK-REB B-DIPID.DK DUB 8 7 HITWORK-REB B-GIP4.7K QUB X 7 TC-7201 C2 07 AND	20 100 0 1121 0 1121	1078-0386
	AYUS	1510-0321	á	3 1	HELMUN ALO DENDE DE UK DIN X 2	412P3 412Tr	TEP2MULE
	APVHI	1902-0049	34		DIDOR VHR 6.170 52 BH-35 PE- 40	20400	198541049
(Λ1U	H0853-60017	2		HP-1D INTERCHANCET ASSUNDEN	20101	oenisz-ehuny
	ALDII	1201-Abán			CONNECTOR 24-014 F HIGHO BEHANN	2048b	1251-4049
	Arona	3111-2591	3	· ·	· · · · · · · · · · · · · · · · · · ·	สติจกล	Mint-Pnpt
1			1		armont floors with		emerke en en et en en
L				j	te e continua inne		tana diamenta da la

Table 6-3. Replaceable Parts

				Table 6-3. Replaceable Parts				
Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number		
A1 BUT	001453-60023	٥	. 1	CAPLE AGREMBLY PROC-MPTA	201490	DB(173-69023		
Alt '	04003-60000	5	. 1	PRIMARY EWITCHING ABBEHALY	28480	13053-V0010		
A1181 A1182	3101-2552 3101-2552	4	2	BUTTCH-91 DPDT BTD BA REGNAC PC GNTTCH-91 DPDT BTD BA REGNAC PC	20488 20488	3101-2552 3101-2552		
AIR,	00035-65006	٦	1,	HOTHERDDARD ACTIONBLY	284011	#4853-4140 <i>t</i> -		
A121 A1212 A1213 A1314 A1215	1251~7484	4	3	PART OF ASCUL MOT ABBIGMAN CONNECTOR HEADER 14 H 18 MOT ARGIGNED AND ARGIGNED	28400	1251-7404		
41236 41737 41238	1200~0569	٥		SHOKET-ID 14-CONT DIP-HIDE NOT ABBICKED PART OF A1842	20400	1200-0500		
11319	1251+6427	,	, 1	I CUNNECTUR 2-PEN, P POST TYPE	20480	1251-6427		
412HP1 •	0390-1511	1	þ	STANDOFF- 4 HHL MT.R.	28400	0346-1511		
A12N1 A12N2	20104-5, 840 20104-5, 840	ÿ	1	CARLE ASSEMBLY-DISSELAY CONTROL CARLE ASSEMBLY-PROCESSORYMB	20400 20400	08833-60889 88833-6088		
5AX2.6 612X64 612X65 612X66	12 1-0472 1251-2035 1251-2915 1251-2915	4944	1 2	CONNECTOR-PC FORE 4-CONT/FROM 2-FOWD CONNECTOR-PC EDGE 25-CONT/FROM 2-FOWD CONNECTOR-PC 25-CONT/FROM 2-FOWD CONNECTOR-PC 25-CONT/FROM 2-FOWD CONNECTOR-PC 25-CONT/FROM 25-FOWD CONNECTOR-PC 25-CONT/FROM 25-FOWD CONNECTOR-PC 25-CONT/FROM 25-FOWD CONNECTOR-PC 25-FOWD CONNECTOR-PC 25-FOWD CONNECTOR-PC 25-FOWD CONNECTOR-PC 25-FOWD CONNECTOR	20400 20400 20400 20400	8251-0472 8261-2036 1251-2918 8251-2918		
ara .	00853-66052	3	. 1	FAN HOMILE ASSENDLY	284BU	00033600M2		
13HL				CADLE ARBENDLY-FAN (P/D A13)				
14	0.0853-40048	7	1	CRT AGREMBLY ISER FIGURE 6-4 FOR MECHANICAL PARTED	28488	8683.4-6.6828		
14L1	01349-66001	8	4	THACE ALIEN EDIL	284//3	01340-66001		
1144.	5003-6170	6	•	CAT	20488	5007-617B		
11 441				GER FIRME 6-4.				
				*				
	Tarabat.							
	1							
'	' J	1						
	· .	j	l					
·	·	·	· [
1.0	.							
	:	1						
		١		i i i				
į	İ	-	· .					
Į						11		
Į			1			Salar and Control of the Control of		
	· · · · · · · · · · · · · · · · · · ·	ļ	- 1		ļ	e e		
		1						
1		1		and the second second	"			
		1		*	٠, ا			
	٠		ļ		".	4		
· . 1		١						
		\perp L			- 1	•		

Table 6-3. Replaceable Parts

Reference Designation	HP Part Number	C	Qty	Description	Mfr Code	Mfr Part Number
		Н				
		П		CHARRIS PARTS CLECTRICAL		
D1	3160-1766	,		FAN-1DAX 34-CPH 4-14VDC	PB4((0	3364-0566
F1	2110-ong2	۱,	٠,	FURIT PA 2560 NED 1,28%, PO III. FUSE 1A 2500 NED 1,26%, 25 UL	75715	312002
F1	2110 0001	В	ı	I a control of	: D4480	AGC-1
PL1	9138-0036	"		LINE PILTON HOMA E	70,400	P135-0050
11 32 33	1251-0197 1250-1294	<u> </u>	1	PLUG-18 BUCKET; CONN AF F DNG HOT ADBICHED	21/2400	1250-1794
J4 18	1250-1794	3	,2	HORTZ (BLATEPTAERINA PE E DAG VERTICAL (VIDEO) (COMO DE E) P/D WANT DLANKOPENLITTI (BONG PE E DAG	ADAGE UNEOS	1250-1294 1250-1294
38	11-01-1717	"	'.'	27.4HUZ TEJČONE RE, DZO MAJA	23141111	12/10-1794
u1	3185-9063	_a			233 400	3183 1063
62	3101-0500	8	i i	BUTTON THREE EXP +PGC 36 OPH DN RIDS LINC CHITCHS (No PD DOBT ALT)	20400	7101-050B
Τ1	0093-60044	7	1	ТЯАМВЕПЯНЕЯ- ТЫСЬЬИМО МО	20400	B0033-69845
111	0968-1635	3		ICIGH VDI TAGE HELTTPLIER	FHARO	PYGE-DANS
д5 h1	00023-40076	3	,	BADE ANSCHOLY-ENTITING IN) BADE ASSY-LOW VOLT PAR DPLY(P/O T1)	PRATE	ивпра-вовръ
ia.) Ve M:i	.60033~60025 02003~60029 B120~3600	2	, ;	BABUT AUBUMNIA-DRITING, 27) PADUE AGBY-LUM VOLT PAM BPLYKPI 71) BABUT AUBY-PLUB-IN, 1801 11,13-24 BABUT AUBY-PUB-IN, 1801 161 BABUT AUBY-PUB-ING PUB-ING, 7-ELN BABUT AUBY-PUB-ING BUP-IN, 9-ELN	20480 20480 20480	00053-60005 80053-60809 8170-3605
116	08053-88024	١,	1	FADLE ANNY INTERFACE 140	EU400	001753-60074
N.4Ca	0140-4034		1	EAPACITON-FXD . NAZUE + 152 (18990) COM	20400	1
9394 9395:	02059-9055 02059-9005A	ü	1	EAPADETHN-FXD . NAZUF 1 NZ (ROUDE CEN FANCE ANDY-OFF FIRM, TUTNEN) NACL, 34 GADI E ANDY-OE, AMIZ IV NACL, 36	011011G 0114US	0560-4034 00193-60092 00395-60098
1 N		H				
		П				
		П		6.5		the second second
10 m		ſΙ	1			
						u
·		H				
` .	A 1975	Н				
				The second of the second		graphic the state of the state
				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	r fer st	The state of the s
	1			and the second second second	10.00	Life and the second
					12 W (1)	
	Ŋ				100	
	20 00 00 00 00 00 00 00 00 00 00 00 00 0	2		and the same of th		
			1			A profit
		1	(1400 m		أراضياني	A CONTRACTOR OF THE CONTRACTOR
		e				
			/***	and the state of t	1,000	
		- [4.	Berthing or greater
and the large second		чŀ				Market of the second
		į.			Jr jirsi	
	in the second	-			ale i Territori	
and the product of the state of		1			0.00	
		4		The second secon	Contract.	and the second second
	Sec. 643	.		A Marie	7 w 1867	
		i	' . I		1000	
		_1			Contract to	

Îtem	HP Part Number	C	Oty	Description	Mfr. Code	Mfr. Part Number
1 2 3 4 5	00853-20027 00853-00003 00853-00001 1520-0215 0370-0606	0 8 4 7	1 1 1 1 3	SUB-FRAME, FRONT CAT ADJUST-PANEL FRONT DISPLAY PANEL SHOCK PAD NPRN 4.5-WD 5.75-LG BEZEL-PUSHBUTTON 0.330-IN SQ JADE GREY	28480 28480 28480 28480 28480 78480	00853-20027 00853-00003 00863-00001 1520-0215 0370-0606
6 7 8 9	0350-1012 5040-8805 5040-8816 5040-8817 5040-8819	9 0 3 4 6	*****	DECAL-KB CAP 5/16 IN-SER KNOB, 5/16" SERIES PUSHBUTTON, SQUARE, MINT GREY PUSHBUTTON, SQUARE, JADE GREY PUSHBUTTON, SQUARE, WILLOW GREEN	28480 28480 28480 28480 28480	0350-1012 5040-8805 5040-8816 5040-8817 5040-8819
11 12 13 14 15	5040-8821 5041-3909 00853-40005 1400-0017 0510-1148	0 7 6 0 2	6 1 1 4	PUSHBUTTON, SQUARE, OLIVE GREY PUSHBUTTON, CHINA WHITE EXTERSION PUSHBUTTON CLAMP-CABLE 312-01A, 373-WO NVL RETAINET-PUSH ON KB-TO-SHFT EXT	28480 28480 28480 03480 04828	5040-8621 5041-3909 00853-40005 3305 RED C4154-017-27
16 17	3030-0195 0515-0211 08565-60170	2 8 5	4 5 2	SCREW-SET 2-56 .094-IN LG SCREW-MACH M3 X 0.5 5MM-LG PAN-HD KNOB ASSY: INCLUDES ITEMS 6, 7, AND 16	28480 28480 28480	3030-0195 0515-0211 08565-60170
2 - 1						
	:					
) 				
÷: .		١.				
en v	in all the					
Salaki na salaka	e e e e e e e e e e e e e e e e e e e					٠.
	1999		91			
	2.57					
Act by Sales	The second second					




Figure 6-1. Front Panel, Parts Locations 6-25/6-26

Item	HP Past Number	C D:	O ty	Description	Mfr. Code	Mfr. Part Number
1 2 3 4 5	00853'00002 0380-1529 2190-0586 0535-0006 0400-0225	9 6 2 1	1 2 2 2 2 A/R	REAR PANEL STANDOFF.HEX 6.1-MM-LG M3.5 X 0.6 THD WASHER-LK HLCL 4.0MM 4.1-MM-ID NUT-HEX DBL-CHAM M4 X 0.7 3.2MM-THK GROMMET-CHAN SERR .031-IN-GRV-WD	28480 28480 28480 28480 02201	00853-00002 0380-1529 2190-0586 0535-0006 5NGS-1
6 7 8 9	0515-0413 0515-0211 3050-0890 0515-0739 0515-0402	2 8 6 5 9	4 1 8 2 2	SCREW-MACH M4 X 0.7 6MM-LG PAN-HD SCREW-MACH M3 X 0.5 6MM-LG PAN-HD WASHER-FL M2.51D SCREW-MACH M2.5 X 0.45 18MM-LG PAN-HD SCREW-MACH M2.5 X 0.45 4MM-LG PAN-HD	28480 28480 28480 28480 28480	0515-0413 0515-0211 3050-0890 0515-0739 0515-0402
11 12 13 14	0360-0355 3050-0891 2190-0584 0535-0004 2110-0565	2 7 0 9	2 10 6 6	TERMINAL-SLDR LUG PL-MTG FOR No. 5-SCR WASHER-FL MTLC 3.0MM 3.3-MM-1D WASHER-LK HLCL 3.0MM 3.1-MM-1D NUT-HEX DBL-CHAM M3 X 0.5 2.4MM-THK FUSEHOLDER-CAP 12A MAX FOR UL	04880 28480 28480 28480 28480 08666	541 3050-0891 2190-0584 0535-0004 031,1666
16 17 18 19 20	2110-0566 2110-0569 1400-0249 0515-0737 00853-20045	0 3 0 3 2	1 1 4 2	FUSEHOLDER-EXTR POST 12A 250V FUSEHOLDER-COMPONENT NUT THREAD M12.7 CABLE TIE .062-,625-DIA .091-WD NYLON SCREW-MACH M2.5 X 0.45 30MM-LG PAN-HD FAN HOUSING	08666 08666 04225 28480 28480	031.1677 0583.0016 TY-23M-8 0515-0737 00853-20045
21 22 23 24 25	00853-00012 0624-0099 0515-0772 0380-1380 0515-0738	1 6 7 4	1 8 2 4 4	FINGER GUARD SCREW-TPG 4-40 ,375-IN-LG PAN-HD-POZI SCREW-MACH M3 X 0,5 8MM-LG 90 DEG FLH-HD STANDOFF-HEX 25-MM-LG M4.0 X 0,7 THD SCREW-MACH M5 X 0,8 14MM-LG PAN-HD	28480 28430 28480 28480 28480	00853-00012 0624-0099 0515-0772 0380-1380 0515-0738
26 27 28 29 30	85680-00047 0390-0006 00853-00018 8150-3284 8150-0159	1 3 7 5 7	1 8 1 A/R A/R	COVER, TRANSFORMER INSULATOR-FLG-BSH 7, NYLON SHIELD, TRANSFORM 1 ^N WIRE 18 AWG G/Y 500V WIRE 22 AWG W/BR/GY 300V	28480 28480 28480 28480 28480	85680-00047 0390-0006 00853-00018 8150-3284 8150-0159
31 32 33 34 35	0890-0029 0890-0983 1400-0017 8150-0152 3050-0893	0 5 0 0 9	6 4 1 A/R 4	TUBING-H5 TUBING-H5 CLAMP-CABLE .312DIA .375WD WIRE 24 AWQ W 600V WASHER-FL MTLC 4.0MM 4.4-MM-ID	28480 28480 04495 28480 28480	0890-0029 0890-0983 1953-5B-RED 8150-0152 3050-0893
, , , , , , , , , , , , , , , , , , ,						
		- 1				
	!					




Figure 6-2. Rear Panel, Parts Locations (1 of 2) 6-27/6-28




Figure 6-2. Rear Panel, Parts Locations (2 of 2) 6-29/6-30

item	HP Part Number	C D	Qty	Description	Mfr. Code	Mfr. Part Number
1 2 3 4 5	00853-00028 00853-20028 5020-8804 00853-00025 00853-00029	9 1 7 6 0	11111	BRACKET, CENTER PANEL ASSEMBLY SUPPORT) FRONT CENTER REAR FRAME PLUG-IN SHELF ASSEMBLY ENCLOSURE: HV, DATA, XYZ ASSEMBLIES	28480 28480 28480 28480 28480	00853-00028 00853-20028 5020-8804 00853-00025 00853-00029
6 7 8 9	00853-00010 00853-00011 0515-0413 00853-00008 00853-00030	90253	1 2 1	HEATSINK PLATE PANEL, CRT ENCL SCREW-MACH MA X 0.7 6MM-LG PAN-HD BRACKET, CRT CRT SUPPORT ASSEMBLY	28480 28480 28480 28480 28480	00853-00010 00853-00011 0515-0413 00853-00608 50853-00030
11 12 13 14 15	0515-0407 0624-0411 00853-40001 00853-40002 00853-20025	4 1 2 3 8	2 13 1 1	SCREW 1 ACH M3 X 0.5 10MM-LG PAN-HD SCREW-1 PG 6-19 ,313-IN-LG PAN-HD-POZI UPPER GUIDE RAIL: RIGHT SIDE UPPER GUIDE RAIL: LEFT SIDE FRAME MODULE, FRONT	28480 28480 28480 28480 28480	0515-0407 0624-0411 00853-40001 00853-40002 00853-20025
16 17 18 19 20	00853-00026 00853-20038 00853-20039 0400-0001 0515-0395	7 3 4 1 9	22216	CONTACT, SPRING SIDE RAIL, BOTTOM SIDE RAIL, TOP GROMMET-RND .562-IN-ID .75-IN GRV-OD SCREW-MACH M4 X 0.7 6MM-LG 90-DEG-FLH-HD	28480 28480 28480 04604 28480	00853-00026 00853-20038 00853-20039 1662 0515-0395
21 22 23 24 25	2580-0003 0515-0211 3050-0891 2510-0192 0535-0004	5 8 7 6 9	2 33 15 16 2	NUT-HEX-W/LKWR B-32-THK ,125-IN-THK SCREW-MACH M3 X 0.5 6MM-LG PAN-HD WASHER-FL MTLC 3.0 MM 3.3-MM-ID SCREW-MACH B-32 ,25-IN-LG 100 DEG NUT-HEX DBL-CHAM M3 X 0.5 2,4MM-THK	04805 28480 28480 28480 28480	511081800-00-0280-250 0515-0211 3050-0891 2510-0192 0535-0004
	I.				•	
• •						
	4	,				e e
						a a
			4 · 5			
·						
					$\mathbf{t} = \{t_i\}_{i \in I_i^*}$. •
			1			
	,				,	
•		-				
						e general de general d
•						
					٠,	
		ĺ.				i.
	1					




Figure 6-3. Frame Assembly, Parts Locations 6-31/6-32

Item	HP Part Number	C	Ωty	Description	Mfr. Code	Mifr. Part Number
1 2 3	00853-60051 0400-0009 0460-0114	ı	1 1 A/R	SHIELD ASSEMBLY GROMMET-RND .125-IN-ID .25-IN-GRV-OD TAPE-INOL 1.25-IN-W .25-IN-T POLY-FM	28480 01808 05347	00853-60051 C250 TESA 761-4763
A14W1MP1 A14W1MP2 A14W1MP3	8150-0149 0890-0983 0362-0227	5 5 1	A/R A/R 2	WIRE 22 AWG W/BK/G 300V PVC 7 X 30 105C TUBING-HS .125-D/.062-RCVP .02-WALL CONNECTOR-SGL CONT SKT 1,14-MM-BSC-SZ	28480 02145 u3418	8150-0149 RNF-100-1/8-BLK 02-05-5216
14.5						
1						
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					`	
		,			1	
				The state of the s		
					. •	
		·	. !		,	
• 10	ь •		:			
*					3	
	1 p 1 pt		 			
			, ,		,	
			,		e*	
, c						
	•					
			<u> </u>			




Figure 6-4. CRT Assembly, Parts Locations 6-33/6-34

	ltem	HP Part Number	C D	Description	Mfr. Code	Mfr. Part Number
	1 2 3 4 5	00853-00013 00853-20033 00853-00038 8160-0415 0515-0795	2 8 1 9	BOARD, INSULATOR CATCH LATCH CATCH SPRING RFI "D" STRIP CNDCT-ELSTMR AG-PL SCREW-MACH M2 X 0.4 20MM-LG	28480 28480 29480 02923 28480	00853-00013 00853-20033 00853-00038 10-05-4699-140 0515-0795
	6 7 8 9	3050-0891 0515-0772 0515-0395 0515-0211 0515-0413	7 6 9 8	WASHER-FL MTLC 3,CMM 3.3-MM-1D SCREW-MACH M3 X 0.5 8MM-LG 90-DEG-FLH-HD SCREW-MACH M4 X 0.7 6MM-LG 90-DEG-FLH-HD SCREW-MACH M3 X 0.5 6MM-LG PAN-HD SCREW-MACH M4 X 0.7 6MM-LG PAN-HD	28480 28480 28480 28480 28480	3050-0891 0515-0772 0515-0395 0515-0211 0515-0413
	11 12 13 14	00853-20024 00853-20023 9135-0052 1490-0841 3030-0007	7 6 8 7 5	SHAFT, LONG, DISPLAY ADJUST SHAFT, SHORT, DISPLAY ADJUST RFI CRT SHIELD COUPLER-RGD .375-LG BRS SCREW-SET 4-40 .125-IN-LG SMALL CUPPT	28480 28480 28480 28480 28480	00853-20024 00853-20023 9135-0052 1490-0841 3030-0007
	16 17 18 19	00853-00019 00853-00024 00853-20031 00853-20032 00853-20044	0 7 6 7	COVER-HIGH VOLTAGE HOLD DOWN, DATA/XYZ BOARDS COVER, PLUG-IN POWER SUPPLY COVER, DISPLAY POWER SUPPLY BUSHING	28480 28480 28480 28480 28480	00853-00019 00853-00024 00853-20031 00853-20032 00853-20044
1	21 23 23	0515-0407 07853-40003 0515-0219	4 4 6	SCREW-MACH M3 X 0.5 10MM-LG PAN-HD CRT BEZEL SCREW-MACH M3 X 9.5 6MM-LG 90-DEG-FLH-HD	28480 23480 28480	0515-0407 00853-40003 0515-0219
					• •	
						·
						, ,
	A NEW YORK		,			
	hin april					




Figure 6-5. Chassis Parts 6-35/6-36

Item	HP Part Number	C	Description	Mfr. Code	Mfr. Part Number
1 2 3 4 5	00853-40011 5001-0439 00853-20035 2510-0192 0905-0954	4 8 0 6 3	HANDLE ASSEMBLY TRIM, SIDE FRONT HANDLE, PIVOT SCREW-MACH 8-32 .25-IN-LG 100-DEG O-RING 1,489-IN-ID .07-IN-XSECT-DIA	28480 28480 28480 28480 04748	00853-40011 5001-0439 00853-20035 2510-0192 A5568-029-N11
6 7 8 9	00853-40007 5020-8734 5020-8733 1460-0604 2190-0586	8 2 1 7 2	COLLAR, BEZEL GEAR, RING HANDLE GEAR, HUB HANDLE SPRING WASHER-LK HLCL 4.3MM 4.1MM-ID	28480 28480 28480 28480 28480	00853-40007 5020-8734 5020-8733 1460-0604 2190-0586
11 12 13 14 15	0515-04 / 10 2360-01: 10 5041-26-42 00853-40009 2360-0219	82709	SCREW-MACH M4 X 0.7 20MM-LG PAN-HD SCREW-MACH 6-32 .5-IN-LG PAN-HD-POZI TRIM CAP REAR FEET SCREW-MACH 6-32 1.375-IN-LG PAN-HD-POZI	28480 28480 28480 28480 28480	0515-0443 2360-0121 5041-2642 00853-40009 2360-0219
16 17 18 19 20	00853-00040 00853-00039 8160-0410 5001-5827 00853-60049	5 2 4 8 0	BOTTOM COVER ASSEMBLY TOP COVER ASSEMBLY RFI "D" STRIP CNDCT-ELSTMR .078-IN-WD TRIM-SD FRONT FR FRONT PANEL COVER ASSEMBLY	28480 28480 02923 28480 28480	00853-00040 00853-00039 10-05-1363-125 5001-5827 00853-60049
				1	
	and the second			,	
÷					
	`			į į	**
				<i>!</i>	
				1	
					,
		1			
				ļ,	· · · · · · · · · · · ·
	j				
					;
	,				
		ļ			
				27.00	
		ŀ			
•		. .		Ì	·.
•					
		.:			
e*					





Figure 6-6, HP 853A Cabinet Parts 6-37/6-38

ltem	HP Part Number	C D	Description	Mfr. Code	Mfr. Part Number
1 2 3 4 5	1460-1345 5060-9936 5060-9911 5060-9846 5060-9834	52339	TILT STAND SIDE COVER WITH HANDLE SIDE COVER, PERFORATED COVER, BOTTOM COVER, TOP	28480 28480 28480 28480 28480	1460-1345 5060-9936 5060-9911 5060-9846 5060-9834
6 7 8 9	5060-9803 5040-7220 5040-7219 2680-0172 5040-7221	2 1 8 1 2	STRAP HANDLE COVER, STRAP HANDLE, RIGHT-REAR COVER, STRAP HANDLE, RIGHT-FRONT SCREW-MACH 10-32 .375-IN-LG 100 DEG FOOT, REAR	28480 28480 28480 28480 28480 28480	5060-9803 5040-7220 5040-7219 2680-0172 5040-7221
11 12 13 14	2360-0195 5040-7201 5060-0089 5040-7202	0 8 8 9	SCREW-MACH 6-32 ,312-IN-LG PAN-HD-POZI FOOT, BOTTOM KIT, FRONT HANDLES STRIP, TRIM TOP	28480 28480 28480 28480	2360-0195 5040-7201 5060-0089 5040-7202
r Spr					
		:	1		
, M	,				
			sve		
•					
·.					
·					



BACK DATING MANUAL CHANGES

SECTION VII MANUAL BACKDATING CHANGES

7-1. INTRODUCTION

7-2. This manual applies directly to HP 853A Spectrum Analyzer Displays with the serial number prefix shown under SERIAL NUMBERS on its title page. As time passes, an HP instrument manual might be revised to reflect design changes incorporated into the instrument. In that event, information is provided in this section which enables the user of an older instrument (i.e., one with a serial number prefix

lower than the the serial number prefix shown on the revised manual's title page) to change the revised manual so that it pertains to his instrument. Because the HP 853A is a new instrument, no such change information is required in this manual. For additional information about the applicability of the manual relative to the instrument serial number, refer to the caragraph headed INSTRUMENTS COVERED BY MANUAL in Section I.

SERVICE INFORMATION

SECTION VIII SERVICE

8-1. INTRODUCTION

8-2. This section provides instructions for trouble-shooting and repairing the HP 853A Display mainframe. It includes general troubleshooting information, block diagrams of the instrument, circuit descriptions, parts identification illustrations, and schematic diagrams.

WARNING

Troubleshooting and repair of this instrument are performed with power applied to the instrument and protective covers removed. Instrument service should be performed only by service-trained personnel who are aware of the hazards involved. Where maintenance can be performed without power applied, the power should be removed. When any repair is completed, be sure that all safety features, including protective grounds, are intact and functioning.

WARNING

With the ac power cable connected, the ac line voltage is present at the

terminals of Primary Switching Assembly A11, Line Filter FL1 (mounted on the rear panel) and at the LINE switch, whether the LINE switch is on or off. When the covers are removed, care must be taken to avoid contact with these exposed terminals, which have voltages capable of causing death. Any maintenance or repair of the opened instrument under voltage should be carried out only by a skilled person who is aware of the hazard involved.

After disconnecting the ac line power cord, allow at least 30 seconds for high-voltage capacitors to discharge before proceeding with maintenance.

8-3. SERVICE INFORMATION INDEX

8-4. Table 8-1 lists specific kinds of information about the spectrum analyzer main assemblies, and indicates where the information is located. The service information for each assembly normally includes a description of the assembly circuits, a diagram showing the locations of the assembly components, and a schematic of the assembly circuits. Service in-

Table 8-1. Service Information Cross-Reference

Assembly Number	Assembly, Name	Schematic	Component Location
AlAl	Display Control Assembly	Figure 8-8	Figure 8-6
A2	Display Adjust Assembly	Figure 8-8	Figure 8-7
A3	Display Power Supply Assembly	Figure 8-12	Figure 8-10
A4	High-Voltage Power Supply Assembly	Figure 8-14	Figure 8-13
A5	Data Converter Assembly	Figure 8-26	Figure 8-25
A6 .	XYZ Amplifier Assembly	Figure 8-34	Figure 8-33
A7	Processor Assembly	Figure 8-43	Figure 8-42
, A8	Plug-In Power Supply Assembly	Figure 8-12	Figure 8-11
// A9	Interface Assembly	Figure 8-46	Figure 8-45
A10	HP-IB Interconnect Assembly	Figure 8.48	Figure 8-47
1 A11	Primary Switching Assembly	Figure 8-12	Figure 8-11
A12	Motherboard Assembly	Figure 8-50	Figure 8-49
A13	Fan Module Assembly	Figure 8-12	_
A14 A	CRT Assembly	Figure 8-14	

formation for the Processor Assembly, A7, also includes signature analyric troubleshooting information. The circuit descriptions and component locations diagram precede the assembly schematic. The assembly numbers are printed in large, boldfaced, alpha-numeric characters (e.g., A4) in the lower right-hand corner of each schematic diagram.

8-5. SCHEMATIC SYMBOLS, TERMINOLOGY, AND VOLTAGE LEVELS

8-6. Mnemonics for control lines and signal paths are explained on the schematics where they are used.

Mnemonics indicating functions of digital components are listed in Table 8-2. Unless indicated otherwise in schematic notes, test conditions for the signal and dc voltage levels shown on the block and schematic diagrams are provided in Table 8-3. Voltage levels are indicated in volts.

8-7. TEST EQUIPMENT

8-8. Test instruments and accessories used to maintain the spectrum analyzer are listed in Table 1-3. If the listed instrument is not available, another instrument that meets the required minimum specifications may be substituted.

Table 8-2. Mnemonics for Digital Component Functions

Mnemonic	Da/inition	Mnemonic	Definition
CLK IN	clock in	L WR	low write
CLK OUT	clock out	LD .	load
CLR	clear	MUX ,	nultiplexer
" CNT EN	count enable	R	reset
CNTR	counter	RA	read A
CRY	carry	RB	read B
D	data	RDY	ready
DAC	digital to analog converter	R/W	read/low-write
DIR	direction	S	set
EN	enable	SEL B	select B
ENR	enable read	SER IN	serial in
ENW	enable write	SH/LD	shift/low-load
FF	flip-flop	S.O.	set overflow
INH	inhibit shift	SREG	shift register
L CS	low chip select	U/D	up/down
L EN	low enable	V _{REF}	voltage reference
J. IRQ	low interrupt request	WA	write A
L NMI	low non-maskable interrupt	WB	write B
L RD	low read	3-ST	3-state output

Table 8-3, Front-Panel Control Settings for Schematic Measurement Conditions

Function	Setting
853A Display Mainframe	
SCALE INTEN TRACE A TRACE B INTEN All other settings	mid range CLEAR WRITE CLEAR WRITE mid range OFF
Plug-In	
INPUT ATTEN (dB) Amplitude Scale FREQ SPAN/DIV	10 dB 10 dB/DIV INTERFACE ASSEMBLY A9: 5 MHz
RESOLUTION BW TIME/DIV TRIGGER START-CENTER BASELINE CLIPPER	ALL OTHER ASSEMBLIES: 10 MHz 1 MHz AUTC FREE RUN CENTER
VIDEO FILTER TUNING REFERENCE LEVEL REF LEVEL FINE	OFF OFF Center CAL OUTPUT signal, Set CAL OUTPUT signal peak at REFERENCE LEVEL.

TROUBLESHOOTING - GENERAL

General Troubleshooting Procedure

The following procedure isolates a failure to the assembly level.

- 1. After checking the line voltage selector and line fuse F1 located on the instrument rear panel, turn the HP 853A LINE switch on. The instrument should complete a self-check within 5 seconds. The self-check tests System Memory, Stroke Memory, and program memory (ROM) on Processor Assembly A7, using digital storage test routines #7, #8, and #9. If the self-check fails because of memory failure, the CRT displays one or two indicators that locate the faulty memory component(s). Table 5-5 defines the indicators. Test routines are described in Section V.
- 2. To check analog circuitry, bypass the digital circuitry by pressing both STORE BLANK push buttons. In analog display mode, the HP853A functions as a conventional CRT display. Check for a normal analog CRT trace while varying front panel controls. If the STORE BLANK push buttons fail to activate analog display mode, Processor Assembly A7 might have a circuit failure. Verify this by disconnecting Processor Assembly A7 from the HP 853A. The mainframe automatically defaults to analog display mode when the digital control circuitry is removed.

Proper operation of the HP 853A during analog display mode verifies that the power supplies (A8, A3, A4), CRT, deflection amplifiers (A6), and sections of the interface circuitry (A7) are operational. Proceed to troubleshoot these circuits as necessary if problems are apparent.

3. If the HP 853A functions normally in analog display mode, most circuit problems are located on Data Converter Assembly A5, Processor Assembly A7, or Interface Assembly A9.

Test routines, described in detail in Section V, exercise the mainframe digital circuitry. Instructions for all test routines are contained in the Program ROM, A7U34. To activate the test routines, switch LINE power off, then on, with the PLOT GRAT push button depressed. Successive pressing of the PLOT GRAT push button selects all of the test routines. The test routines cannot be accessed when the mainframe is in analog display mode.

- 4. Problems in the digital storage output circuitry located on Data Converter Assembly A5 can be confirmed using digital storage test routines #0, #1, #3 and #4. The CRT patterns for these test routines are generated without using the digital storage input circuitry. During these test routines, digitized sweep and video information from the plug-in is not stored in Stroke Memory and System Memory. Instead, the CPU stores programmed digital information. The Data Converter Assembly, A5, converts this into analog signals which are processed by the XYZ Amplifier Assembly, A6, and displayed on the CRT. Figure 5-3 shows the stroke generator test pattern generated by test routine #1.
- 5. If test routine #1 indicates that the digital storage output circuitry is functioning properly, proceed to check the digital storage input circuitry by selecting digital storage test routine #5. The PLOT TRACE push button can then be pressed to manually select the input signal to Data Converter Assembly A5 (P1-50). Data values stored in memory are displayed on the CRT to aid in troubleshooting. Figure 5-5 shows a typical CRT display for test routine #5.

If test routine #5 indicates a possible problem in the maximum peak detector circuitry, perform the peak detector droop test in the Digital Storage Adjustments (paragraph 5-14) using test routine #2.

- 6. The Processor Assembly, A7, contains most of the digital circuitry in the HP 853A. Use the signature analysis troubleshooting procedure detailed in Figure 8-41 to troubleshoot this assembly. The procedure detects a high percentage of digital failures.
- 7. Perform the Operation Verification procedure as outlined in Section V to verify proper operation of the HP 853A with an RF plug-in.

TROUBLESHOOTING - SIGNATURE ANALYSIS

Signature analysis troubleshooting information for Processor Assembly A7 is provided in Figure 8-41. Use HP Model 5004A or HP Model 5005A Signature Analyzer.

Figure 8-1 describes how to use the signature analysis troubleshooting diagrams.

Use of Signature Analysis Troubleshooting Diagrams

- 1. Connect signature analyzer and set controls according to diagram instructions.
- 2. Set up test configuration as indicated (connect and/or remove special test jumpers, etc.).
- 3. Verify the +5 Vdc signature for the test being performed, as indicated in green lettering on main verification path (green line). This signature can be verified by probing the +5 Vdc supply or by pushing and releasing the reset key on the signature analyzer probe. If +5 Vdc signature is incorrect, first check equipment settings and connection. Then check for activity at CLOCK, START, and STOP connections using signature analyzer probe. If no activity, refer to appropriate schematic for troubleshooting.
- 4. Begin probing the printed circuit board at the beginning of the green line on the diagram

 .
- 5. Probe every point indicated by the green line.
- 6. If signature at node is incorrect, node is suspect. Information printed in red on the trouble-shooting diagram is helpful for tracing problem to its source; location instructions indicate the next closest pin connected to the circuit node. For example, instruction "24-5" indicates that a circuit node signature originates at U24, pin 5. (Note that pin 1 on each IC is square.)

Interconnecting red lines show related input and output pins. Red lines connect inputs that affect only the outputs to which they are connected.

Interconnecting black lines prepresent a physical connection between IC pins.

- 7. To locate the faulty source node, use the troubleshooting diagram and circuit schematics to check signatures.
- 8. Verify signatures to all IC pins connected to a suspect node. If all signatures for a circuit node are not identical, the printed circuit board, connectors, and solder joints should be checked for faults. After locating faulty node, proceed with conventional troubleshooting. Use the HP 546A Logic Pulser and HP 547A Current Tracer.
- 9. Before replacing any suspected defective component, follow instructions printed in red on the troubleshooting diagram. These troubleshooting instructions are usually referenced by an asterisk (*).




Figure 8-1. General Signature Analysis Troubleshooting Instructions

GENERAL CIRCUIT DESCRIPTION

The HP 853A consists of two major functional systems called the Input System and the Output System. Figures 8-4 and 8-5 are functional block diagrams, showing analog and digital signal flow. The Input System is shown on the left side and the Output System is on the right side of Figure 8-5.

The Input and the Output Systems function asynchronously and independently. The central processing unit (CPU) controls the Input System. The Counter controls the Output System. (See Figure 8-2.) The Input System measures VIDEO and SWEEP information generated by the plug-in, converts it to digital data and stores it in Stroke Memory. The Input System also collects information from various interfaces and latches, and stores this information in Stroke or System Memory. Data corresponding to front panel control settings is stored in System Memory. The Output System fetches data from System and Stroke Memory and displays it on the CRT as traces, graticules, and characters.

The Input System is a microcomputer. In the HP 853A, the microcomputer is part of the Processor Assembly, A7. Refer to Figure 8-3.

The CPU performs arithmetic and logic operations. It contains enough memory to provide temporary storage for its internal operation.




Figure 8-2. CPU and Counter Control the Input and Output Systems




Figure 8-3. Microcomputer Block Diagram

Service Model 853A

The Program ROM is memory that contains instructions for the CPU. These instructions are communicated to the CPU via the CPU Data Bus.

Stroke and System Memories contain data arranged by address.

The CPU manipulates data that it fetches from certain addresses in Stroke or System Memory, according to instructions that it receives from the Program ROM. The CPU stores its calculations in Stroke and System Memory.

The Program ROM also receives signals from the CPU. These signals may determine the next-step instructions that the CPU will execute.

The CPU measures the analog SWEEP voltage (-5V to +5V) and the analog VIDEO signal. The CPU uses the Control Latches in Processor Assembly A7 to control the circuitry in Data Converter Assembly A5 that converts the analog signals to digital information. This circuitry consists of Multiplexer, Peak Detectors, Track and Hold, and Analog to Digital Converter. During normal operation, the CPU alternately takes samples of the horizontal and vertical signals; the value of the SWEEP signal (X) determines the memory address at which the VIDEO (Y) value is stored.

The Counter in the Processor Assembly A7 controls the other major function of the HP 853A; it fetches stroke and character data from Stroke and System Memory and converts it to individual strokes which are displayed on the CRT.

The Counter controls the Output System via the Counter and Data Busses. The Counter uses the data bus only when the CPU is accessing an instruction from the Program ROM via the CPU Data Bus. Thus, the CPU and the Counter use the same data bus, but not at the same time.

The Counter accesses Stroke Memory for trace data. The CPU (Input System) has processed the VIDEO signal (Y) and has sequentially stored stroke data in Stroke Memory at 512 addresses. The addresses correspond to 512 horizontal positions on the CRT. The vertical axis of the CRT is divided into 800 values. The stroke data stored corresponds to the y value of the VIDEO signal at each of these horizontal positions. The Counter samples the stroke data at these 512 addresses sequentially and routes it through the Y Data Buffer to the Digital Y Generator, located in the Data Converter Assembly, A5. The Digital Y Generator and the Y Amplifier (A6) process the stroke data to provide 512 vertical deflection signals for the CRT, which correspond to the 512 horizontal positions. This process produces a trace consisting of 512 individual strokes.

Data Converter Assembly A5 generates a horizontal deflection signal (DGTL X) used during digital display mode. The Digital X Generator in A5 receives control signals from the Counter in A7 and generates a ramp that is amplified in the XYZ Amplifier Assembly, A6, and passes to horizontal deflection plates of the CRT.

The intensity and focus of each stroke is modulated. The Z-axis signal (CONTROL GATE), generated in XYZ Amplifier Assembly A6, controls both the brightness and the blanking of the trace. The Digital Y Generator in Data Converter Assembly A5 sends stroke length information to the Control Gate Amplifier in A6. Stroke length information modulates the stroke intensity so that long and short strokes have similar intensity. Information corresponding to the horizontal position of the trace modulates stroke focus in the Focus Gate Amplifier in A6. Blanking Logic in Processor Assembly A7 combines all blanking inputs and control logic inputs to produce one blanking signal for the CRT.

The Counter displays dot matrix characters on a raster by modulating the intensity of a series of ramps. The Character Generator on Processor Assembly A7 converts ASCII code (American Standard Code for Information Interchange) to blanking information which is processed by Blanking Logic in A7, and amplified by the Control Gate Amplifier in A6 to modulate the Z-axis of the CRT. The ramps are formed by loading two values into the Y Data Buffer (A5), which are then alternately loaded into the Digital Y Generator. The Digital Y Generator draws strokes between these two values to form the raster.

Graticule illumination is also formed by a series of ramps. Values corresponding to zero and full-scale CRT beam deflection are loaded into the Y Data Buffer on Data Converter Assembly A5. These values are then alternately loaded into the Digital Y Generator which draws strokes between them to form 512 full-scale ramps. The CRT beam is defocused to give uniform illumination.


All information that passes between the plug-in and the HP 853A Display mainframe passes through the Interface Assembly, A9.

The CPU monitors various interfaces and latches. They communicate front panel control settings, sweep status signals from the plug-in, HP-IB address code, and HP-IB Input/Output signals.


During digital display mode, the Counter refreshes the display every 17.9 ms. At sweep speeds slower than 5 msec/DIV, the CPU stores SWEEP and VIDEO information at the same rate as the plug-in sweep.

At sweep speeds of 5 msec/DIV or faster (10 msec/DIV or faster when using digital average mode), the CPU does not have enough time to process the SWEEP and VIDEO signals to digital information. To maintain display information, analog traces and digitally controlled character and graticule information are displayed alternately on the CRT. This is called mixed mode. The Comparator in Interface Assembly A9 monitors plug-in sweep speeds and signals when sweep speeds are greater than or equal to 5 msec/DIV (or 10 msec/DIV). The Counter and Blanking Logic in A7, and the Comparator in A9 interact, producing a signal which steers digital or analog information through the Digital/Analog Switch in the XYZ Amplifier Assembly, A6. (For detailed description of mixed mode, refer to Counter section of Processor Assembly A7 circuit description.)

When the mainframe is in analog mode (press front panel controls STORE BLANK), the VIDEO and SWEEP signals from the plug-in are routed directly to the XYZ Amplifier Assembly A6, at pin 50. Thus, in analog mode, VIDEO and SWEEP bypass the digital circuitry and are displayed as analog traces on the CRT.



MODEL 853A






Figure 8-6. Display Control Assembly A1A1, Component Locations




Figure 8-7. Display Adjust Assembly A2, Component Locations

PRIMARY SWITCHING ASSEMBLY A11, PLUG-IN POWER SUPPLY ASSEMBLY A8, DISPLAY POWER SUPPLY ASSEMBLY A3, AND FAN MODULE ASSEMBLY A13, CIRCUIT DESCRIPTION

Primary Switching Assembly A11, Plug-In Power Supply Assembly A8, and Display Power Supply Assembly A3 produce the low-voltage power supplies.

Primary Switching Assembly A11 connects transformer T1 windings according to the settings of A11S1 and

The voltages from three of the transformer secondary windings pass to Plug-In Power Supply Assembly A8, where they are rectified to three unregulated dc voltages. The unregulated voltages are regulated on assembly A8 to +15V (PLUG-IN), +100V, and -12.6V, and drive the plug-in. The unregulated voltages also pass to Display Power Supply Assembly A3, where they are regulated to +15V, -15V, and +158V, and drive the HP 853A Display mainframe. Assembly A3 also produces a regulated dc voltage that drives the Fan Module, A13.

The voltage from the fourth transformer secondary winding passes to Display Power Supply Assembly A3, where it is converted to an unregulated dc voltage and regulated to +5V to drive the mainframe.

The +100V supply is disabled when the plug-in is not installed.

PRIMARY SWITCHING ASSEMBLY A11

The two primary windings of transformer T1 can be connected in four different series or parallel combinations by switches S1 and S2. Figure 8-9 shows the transformer primary connections for line voltages of 100 Vac, 120 Vac. 220 Vac. and 240 Vac.

Thermal switch S1 senses the temperature at the rear panel, and opens at temperatures exceeding 90°C, turning off primary power.

PLUG-IN POWER SUPPLY ASSEMBLY A8

+200V Rectifier (

Diodes CR1 through CR4 and filter capacitor C2 are connected as a full-wave bridge rectifier which produces an unregulated dc voltage of approximately + 200V. Radio frequency interference (RFI) is reduced by C1.




Figure 8-9. Transformer Primary Connection for Selected Line Voltage




FIGURE 8-B. DISPLAY CONTROL ASSEMBLY A1A: AND DISPLAY ADJUST ASSEMBLY A2, SCHEMATIC DIAGRAL

+26V Rectifier (B)

Diodes CR9 and CR10 and filter capacitor C5 are connected as a full-wave, center-tapped rectifier which produces an unregulated dc voltage of approximately +26V. Capacitors C13 and C14 filter RFI.

A crowbar circuit reacts to primary power overvoltage. When the line input voltage exceeds the selected value by approximately 40%, the +26V Rectifier output exceeds the breakdown voltage of zener diode VR3, producing positive voltage at the gate of SCR Q5. When Q5 conducts, a large primary current in transformer T1 blows fuse F1. Resistor R21 maintains zero gate voltage unless the breakdown voltage of VR3 is exceeded.

-24V Rectifier @

Diodes CR14 and CR15 and filter capacitor C9 are connected as a full-wave, center tapped rectifier which produces an unregulated dc voltage of approximately -24V. Capacitors C15 and C16 reduce conducted RFI, Resistor R11 provides an isolated ac output to the plug-in, for line-triggered sweep.

+100V Regulator O

Transistors Q1, Q2, and Q4 form a feedback amplifier that converts the unregulated voltage from the +200V Rectifier to a regulated +100V supply for the plug-in (25 mA maximum). Transistor Q2 is the driver for Q4. The emitter of Q1 is connected through CR8 to the +15V supply, which serves as reference. The +100V output is divided by R6 and R7, and compared to the +15V reference at the base of Q1.

Feedback action is as follows. If the output is higher than +100V, the base-emitter voltage of Q1 is high, causing more collector current to flow in Q1. This decreases the base current to Q2, and thus lowers the voltage at the base of Q2. Since Q2 and Q4 are connected as series emitter followers, the emitter voltage of Q4 decreases to maintain a stable +100V output.

Feedback loop stability is provided by C3. Resistor R8 provides bias current for CR8. Diode CR6 prevents excessive current through Q1 when the supply output is shorted to ground. Diode CR7 protects Q1 from reverse bias. Power dissipation in Q4 is reduced by R1. Overvoltage protection is provided by F3 and VR4.

Transistor Q3 is normally off, and provides current limiting at about 32 mA. The emitter of Q3 is connected to the supply output, which is normally independent of load current. As the load current increases, the voltage across R3 also increases. This increases the voltage at the base of Q4, and at the base of Q3 through divider network R4 and R5. When the load current increases to about 32 mA, Q3 turns on. The voltage at the base of Q2, and the output voltage decreases. This circuit is a foldback current limiter which has less current at short circuit than at its maximum current capabilty.

When a plug-in is not installed, Q6 turns off the +100V supply. Current flowing through R2 passes through R20 to ground, decreasing voltage at the base of Q2; the output voltage decreases to less than +20V. When a plug-in is installed, the base of Q6 is grounded, turning Q6 off and enabling the +100V supply. The supply can also be enabled by grounding TP3 (ENABLE).

+15V Regulator 3

Voltage regulator U1 supplies +15.05V to the plug-in. It maintains a +1.25V reference voltage between the OUT and ADJ terminals. This voltage is applied across R14, producing a current which flows through R12 and R13. The voltage at the ADJ terminal is determined by the voltage drop across R12, and R13 plus the breakdown voltage of VR1. The output voltage is 1.25V greater than the ADJ terminal voltage.

Capacitor C7 provides noise filtering. Diode CR12 discharges C7 and protects U1 when the output is grounded; CR11 protects U1 if the input is grounded. Resistor R15 provides bias to LED DS2 when the supply is on. Diode CR13 provides reverse-voltage protection.

When overvoltage occurs, a zener diode in the plug-in causes excess current to blow F1. If the supply output is shorted to ground, F1 usually blows, unless Q1 limits the current to a value lower than the fuse rating.

- 12.6V Regulator 3

Voltage regulator U2 operates similar to U1, and provides -12.65V to the plug-in. Resistor R23 reduces the power dissipation of U2. When the output is grounded, F2 usually does not blow. (U2 contains current limiting circuitry.)

DISPLAY POWER SUPPLY ASSEMBLY A3

+ 158V Regulator @

Operation is similar to the +100V Regulator, except that a constant current source provides base current for Q2. Zener diode VR1 is biased to about 2.5V by R5, which produces a drop across R1, causing 0.6 mA to flow in Q3. Divider network R6 and R7, and R2 set the current limit.

+ 15V Regulator O

Voltage regulator U1 is similar to A8U1 and supplies +15V to the mainframe. Overvoltage protection is enabled when the output voltage is high enough to forward bias VR7. This turns on SCR Q7, which shunts the output and causes U1 to current limit.

When cable W5 (connects A3 to motherboard) is disconnected, CR16 and CR17 provide a ground-return path from the unregulated voltages on A8 to the circuits on A3.

- 15V Regulator **①**

Voltage regulator U3 is similar to U1 and supplies -15V to the mainframe. Transistor Q8 (SCR) provides overvoltage protection.

+ 11V Rectifier 3

Diodes CR12 through CR15 and filter capacitor C12 form a full-wave bridge rectifier that produces an unregulated dc voltage of about +11V. C15 reduces conducted RFI. Fuse F1 blows if any of the rectifier components are shorted. R19 and CR11 provide an alternate ground-return path when W5 is not connected.

+5V Regulator **()**

Voltage regulator U4 is similar to A8U1 and supplies +5V to the mainframe. Overvoltage protection is provided by SCR Q6.

CRT Bias (1)

This circuitry establishes voltages for astigmatism and pattern adjustments, and the accelerator mesh of the CRT.

FAN MODULE ASSEMBLY A13

Fan Regulator 🚳

Regulator U2 produces an output voltage of about -12V that drives the Fan Module Assembly, A13. CR4 provides reverse – voltage protection. C6 stabilizes U2.

Fan Module Assembly A13 converts the -12 Vdc input to three ac signals which drive the field coils of the brushless dc fan B1.

Service Model 853A

Troubleshooting

Each of the regulated supplies has an LED. When one or more of these are unlit, check for a blown fuse in that circuit. If all the LEDs are unlit, check the primary circuit.

Do not short the +100V supply when a plug-in is installed. This causes excess current to flow through the vertical driver of the plug-in, from the +15V Regulator to the grounded +100V line, causing A8F1 to blow.

The +100V supply uses the +15V supply as a reference. Therefore, the +100V supply turns off when the +15V is off.




Figure 8-10. Display Power Supply Assembly A3, Component Locations






Figure 8-11. Plug-In Power Supply and Primary Switching Assemblies, A8 and A11, Component Locations 8-22



8-23/8-24



HIGH VOLTAGE POWER SUPPLY ASSEMBLY A4, CIRCUIT DESCRIPTION

WARNING

Hazardous voltages are present in this assembly.

High Voltage Power Supply Assembly A4 provides operating potentials for the cathode-ray tube (CRT). The nominal potentials are:

- Cathode, -2450 Vdc
- Control grid, -2500 Vdc
- Post accelerator (from High Voltage Quadrupler), +9000 Vdc
- Focus grid, -1650 Vdc
- Filament, 5.9 Vac floating at -2450 Vdc

Voltage potential for accelerator mesh, and adjustments for astigmatism and pattern are located on Display Power Supply Assembly A3.

+26V Filter 🔕

This circuit serves two purposes:

- Filtering by L1, L2, C1, and C2 reduces the level of the 40-kHz ripple (from the high-voltage oscillator) that is present in the power supply.
- Filtering by R1, C3, and the Darlington pair Q2 and Q3 removes the 120-Hz ripple on the +26V UNREG supply line before it is applied to the primary of the high-voltage transformer A1T1, thus reducing line-related intensity modulation.

Oscillator Driver (B)

The collector of Q1 is connected to the primary winding of high-voltage transformer A1T1, and a feedback winding is connected to the base of Q1. Positive feedback from this winding causes the circuit to oscillate at a frequency (approximately 40 to 45 kHz) determined primarily by the characteristics of A1T1. Q1 operates as a Class C amplifier, supplying a current of about 2A peak over a conduction period of less than one-half cycle.

Oscillator Bias Current Regulator 🥌

Amplifier U1 regulates the dc level of the CRT cathode voltage by controlling the base drive to Q1 through the feedback winding. The cathode voltage is sampled via current through the Feedback circuit, which is compared with a reference current through R3 and R4 at U1 pin 3. The output of U1 drives the base of Q1 at the level (set by HV potentiometer R4) necessary to maintain about -2450 Vdc at the cathode of the CRT. Note that U1 does not switch at the 40-kHz rate. It controls the average bias current for the base of Q1; which controls its conduction period.

WARNING

The CRT filament potential is connected to the hazardous cathode potential of $-2450\,\text{Vdc}$. Measurement of the filament voltage is not recommended, as most voltmeters are not rated to withstand a floating input of this magnitude.

Transformer A1T1 and transistor Q1 form an oscillator circuit whose power is provided by the +26V UNREG line. The primary winding is connected to the collector of Q1, and the feedback winding is connected to the base of Q1. A1T1 has two secondary windings: one supplies high voltage and the other, a filament voltage of 5.9 Vac to the CRT.

The high-voltage winding of A1T1 is tapped to provide a sine wave for the level shifters. The winding is also tapped at another point that is connected to the high-voltage multiplier, in which the voltage is quadrupled, rectified, and filtered. The resulting +9000 Vdc is applied to the post accelerator of the CRT. The full output of the secondary is rectified by A1CR1 and applied to the High Voltage Filter.

High Voltage Filter 3 and Feedback 3

The components C9, C10, and R13 filter out the 40-kHz ripple on the rectified high voltage from the high voltage transformer. The output of the filter is a nominal -2450 Vdc whose value is set by HV potentiometer R4 to the value marked on A1T1. This sets the CRT filament voltage to 5.9 Vac, the potential required for maximum CRT life. The output of -2450 Vdc goes directly to the cathode of the CRT and floats the filament at the same potential via R12. The CONT GRID and FOCUS GRID voltages are derived from this voltage. Feedback current for the Oscillator Bias Current Regulator is provided through R14 and C12.

Control Grid Level Shifter ©

WARNING

Turn power off before connecting or disconnecting a test probe. TP5 in this block is located near high voltage.

The CONT GRID voltage is referenced to the CATH voltage with an intensity control bias developed by means of a level shift circuit. This bias voltage is generated by a sine-wave signal, from a tap on a secondary winding of A1T1, that is coupled through A1C1. The top and bottom of the sine wave are clipped, with the top being clipped by diode CR8. The upper clipping level is set by INT LIM potentiometer R18. The bottom of the sine wave is clipped by the action of diode CR11. The lower clipping level is set by the CONTROL GATE voltage from XYZ Amplifier Assembly A6. The clipped sine wave is coupled through C14 to the rectifier circuit CR9 and CR10 to generate a dc bias voltage across R21. The dc level established is negative with respect to the cathode and is applied to the CRT control grid. Capacitor C15 removes 40-kHz ripple from the bias voltage and allows fast pulse signals to be coupled directly to the control grid. Neon tubes VR3 and VR4 go into conduction if the cathode-to-grid potential is greater than about 180 Vdc. This provides protection to the CRT and associated circuitry, especially during instrument turn-off. Spark gaps are provided to protect components from possible arcing between electrodes in the CRT.

With the CONTROL GATE input at the maximum level of +70 Vdc, the maximum clipping of the bottom of the sine wave occurs. This results in the smallest peak-to-peak swing of the sine wave, since the upper clipping level is held constant by the intensity limit divider network. The rectified and clipped sine wave is then at its minimum dc value, providing the minimum reverse bias of the control grid with respect to the cathode voltage. This provides maximum CRT intensity.

CAUTION

Misadjustment of INT LIM potentiometer R18 can permanently damage the CRT, in as little as 10 seconds, by allowing the grid-to-cathode to be forward biased.

INT LIM potentiometer R18 is set so that a +30 Vdc level at the CONTROL GATE input corresponds to the CRT beam cutoff point. The maximum CONTROL GATE voltage is +70 Vdc at maximum intensity. At this maximum level of 40 Vdc above cutoff, the control grid is still reverse-biased by 20 Vdc to 50 Vdc, depending on the CRT.

The control grid must not be allowed to go positive with respect to the cathode. If this should happen, permanent damage to the CRT (a hollow cathode) can occur in as little as 10 seconds. The symptom of a hollow cathode is that increasing the front-panel INTENSITY control at some point causes the CRT intensity to diminish rather than to continue increasing.

Zener diode VR5 protects the CRT cathode from any excessive voltage on the CONTROL GATE line that might result from a failure or misadjustment in XYZ Amplifier Assembly A6. It has a voltage limit of 75 Vdc, which, even in the worst case, results in a grid-to-cathode reverse bias of 10 Vdc.

The CONTROL GATE level, and hence the CRT intensity, is a function of the front-panel INTENSITY control. In digital storage modes, this level is modulated by the trace stroke length and by the type of information being refreshed in the display; i.e., traces, characters, and graticule illumination.

Focus Grid Level Shifter (1)

WARNING

Turn power off before connecting or disconnecting a test probe. TP6 in this block is located near high voltage.

The FOCUS GRID voltage is set by a resistor divider string (R28, R29, R30, and front-panel FOCUS control) from the cathode with a dynamic focus correction bias developed by means of a level shift circuit. Zener diodes VR6 and VR7 clamp the FOCUS line voltage to +300 Vdc if the line should be opened. The wiper of FOCUS LIMIT potentiometer R29 is filtered by C18. The focus grid is a little more negative than this because of the bias voltage developed by the level shift circuit. This bias voltage is generated by a sine-wave signal from a tap on a secondary winding of A1T1. The signal is coupled through A1C2. The top and bottom of the sine wave are clipped, with the top being clipped by diode CR12. The upper clipping level is set at a fixed voltage by VR8. The bottom of the sine wave is clipped by the action of CR15. The lower clipping level is set by the FOCUS GATE voltage from XYZ Amplifier Assembly A6. The clipped sine wave is coupled through C19 to the rectifier circuit CR13 and CR14 to generate a dc voltage across R33. Capacitor C20 removes 40-kHz ripple from the bias voltage and also allows fast pulse signals to be coupled directly to the focus grid.

The FOCUS GRID signal provides dynamic focus correction to compensate for defocusing caused by changes in trace position and CONTROL GRID level. The CONTROL GRID level is itself dynamically changed as a function of trace stroke length. During the time the graticule illumination raster is being refreshed on the CRT, the FOCUS line is pulled to ground, defocusing the trace to give even background illumination.

Spark gaps are provided to protect components from possible arcing between electrodes of the CRT.





Figure 8-13. High-Voltage Power Supply A4, Component Locations

8-31/8-32



وكالكرية والمتعاولين ومنيا والمراوية والمتعاول والمتعاولين والمتعاولية والمتعا

DATA CONVERTER ASSEMBLY A5, CIRCUIT DESCRIPTION

The Data Converter circuit has four major functions. First, it converts vertical analog information (VIDEO) from the RF plug-in to digital information (stroke data) for storage in Stroke Memory (A7). The Maximum Peak Detector, Minimum Peak Detector, Multiplexer, Analog to Digital Converter, and Decoding and Timing circuits perform this function, according to instructions from the Decoding and Timing circuit, which is controlled by the Processor Assembly, A7.

Second, the Data Converter processes stroke data from Stroke Memory to form the vertical deflection signal (DGTL Y) for the CRT. The Y Data Buffer and Digital Y Generator accomplish this function.

Third, the Digital X Generator generates a ramp (DGTL X) which sweeps the CRT beam horizontally for trace A, trace B, characters, and graticule illumination.

Fourth, Z Modulation modulates the CRT beam intensity so that short and long strokes have the same brightness (STROKE LEN).

Maximum Peak Detector (4)

The Maximum Peak Detector monitors the VIDEO input signal and holds its maximum input level until it is reset. Decoding and Timing resets the peak detector according to commands from Processor Assembly A7. A simplified schematic of the Maximum Peak Detector circuit is shown in Figure 8-15.




Figure 8-15, Simplified Maximum Peak Detector Schematic

The VIDEO input signal is fed to emitter follower Q24. (See detailed schematic, Figure 8-26.) When the VIDEO input is a positive-going voltage (more positive than the previous maximum), CR2 is forward biased, and hold-capacitor C5 is charged to a higher value. Since the gate of Q21B is tied to its source, the voltage at the source of Q21A is the same as the voltage at its gate. This voltage appears (after two emitter-base voltage drops) at the right side of differential pair Q26A and Q26B. MAX OFF potentiometer R1 adjusts the offset of this circuit for a gain of 1. U12 buffers the output.

MAX PK RESET from Decoding and Timing resets the Maximum Peak Detector. A 200ns, negative-going pulse from the MAX PK RESET line turns off Q18, allowing the gate of Q19 to be forward biased by +11V, through R14 and R15. The pulse turns on Q19 for a period of 200 ns and discharges C5.

U32 compares the input and output of the peak detector. A TTL high level is produced when the input is less than the output.

Minimum Peak Detector 6

The Minimum Peak Detector monitors the VIDEO input signal and holds its minimum input level until it is reset. Circuit operation is the same as that of the Maximum Peak Detector except that supply polarities are reversed and PNP transistors are used instead of NPN transistors. A simplified schematic of the Minimum Peak Detector is shown in Figure 8-16.

When the VIDEO input is a negative-going voltage (more negative than the previous minimum), CR4 is forward biased and hold-capacitor C14 is charged to a more negative value. CR14 (see Figure 8-26) creates an




Figure 8-16. Simplified Minimum Peak Detector Schematic

offset between the output and the emitter of Q14. This ensures that the voltage across C14 is always negative for positive outputs from 0V to +1V. Min OFF potentiometer R25 adjusts the offset of the Minimum Peak Detector. U13B compares the input to the output.

MIN PK RESET resets the Minimum Peak Detector. A negative-going pulse from the MIN PK RESET line turns on Q13, causing C14 to discharge.

Decoding and Timing (1)

This circuit provides timing for the Maximum Peak Detector, the Minimum Peak Detector, and the Track and Hold circuits.

Initially, the processor requares a conversion, setting the REQ CONV line high. The D flip-flop, U30, delays the REQ CONV signal until it is clocked by a positive-going CNT1 signal. This delayed REQ CONV signal becomes the HOLD signal. When HOLD is high, it instructs the Track and Hold circuit to hold its peak value.

The HOLD signal also triggers a one-shot multivibrator, U29A, which produces a 200 ns pulse. This pulse is timing for the reset pulses that control the discharge of the hold-capacitors in the maximum and minimum peak detectors . The timing pulse passes to NAND gates U19A and U19C, together with Processor Assembly control lines IN SEL A and IN SEL B, which steer the reset pulses to either the Minimum Peak Detector or the Maximum Peak Detector. See Table 8-4 and Figure 8-17.

	IN SEL A	IN SEL B
Minimum Detector Enabled	0	1
Maximum Detector Enabled	1	Ó
VIDEO (Analog mode) Both detectors disabled	0	1
SWEEP (Analog mode) Both detectors disabled	1	1

Table 8-4. Peak Detector Reset Pulses

U29B is a one-shot multivibrator, which is triggered by the 200 ns timing pulse. The U29B output of 500 ns goes to NAND gates U20A and U20B, together with inputs from comparators U13 and U32. When the 500 ns pulse is high, a high from comparators U13 and U32 will set flip flops U31A and U31B, respectively. This indicates that the VIDEO signal level rose and fell, indicating it has noise characteristics: L NOISE is low.

When L NOISE is low, the CPU (A7) determines the amplitude of the noise display by sampling the minimum and maximum peak detector outputs.




Figure 8-17, Data Converter Timing

Mulliplexer @

The Multiplexer switches inputs to the Track and Hold circuit, according to the logic states of IN SEL A and IN SEL B. The signals switched are the outputs of the maximum or minimum peak detectors, VIDEO, or SWEEP. Table 3-5 is a truth table for the Multiplexer.

ſ	IN SEL A	IN SEL B	MULTIPLEXER OUTPUT (PIN 13)
ŀ	70)	0	Minimum Peak Detector
	1	o	Maximum Peak Detector
	.0		VIDEO
	1	1 1 1	SWEEP

Table 8-5, Multiplexer Truth Table

The components at pins 7 and 16 of U10 are voltage dividers and filters for the U10 power supplies.

The SWEEP input is attenuated and offset by divider networks R52 and R53, and R50 and VR1. The sweep ramp, -5V to +5V, is changed to a ramp of 0V to +1V, VR1 is temperature compensated.

Track and Hold 1

This circuit holds or tracks its input signal (maximum or minimum peak detector outputs, VIDEO, or SWEEP) Figure 8-18 is a simplified schematic of the circuit.

When tracking, HOLD (from Decoding and Timing) is low, Q7 is off, and FET switch Q8 is on (closed). (See Figure 8-26.) The voltage across C28 tracks the input voltage. The capacitor voltage passes to the high impedance X10 amplifier formed by Q10A, Q10B, U9, and resistors R69, R70, and R71.

When the Track and Hold circuit is holding, HOLD is high. Q7 is on, and FET switch Q8 is off (open). The input signal charges hold-capacitor C28, and C28 holds its charge.

U9 maintains equal voltages at the gates of Q10A and A10B. As U9 amplifies its input by 10, it varies the voltage at the gate of Q10B to maintain equal current through identical resistors, R67 and R68. When the input exceeds about 1.2 volts, U9 begins to saturate, and it can no longer maintain equal current through R67 and R68; the voltage at its inputs begins to differ CR15 limits the difference between the U9 inputs to 0.6 volts.




Figure 8-18. Simplified Truck and Hold Schematic

U9 is normally not saturated because the input signals from the Multiplexer usually do not exceed 1.2V. The -5V to +5V sweep signal is attenuated to a 0V to +1V ramp in the Multiplexer circuit. Vertical rignals from the minimum and maximum peak detectors, and the VIDEO signal can exceed 1.2 volts when the spectrum analyzer display scale is set to 1 dB/D1V.

Q11A, Q11B, and Q9 form an input voltage follower.

Analog to Digital Converter

The Analog to Digital Converter converts the analog voltage from Track and Hold to digital information. The CPU stores this data in Stroke Memory (A7).

Using internal sensing resistors, U6 senses the analog voltage from Track and Hold and a programmed current from the successive approximation register, U8. The resulting currents are compared in U6 and the difference generates an error voltage at pin 15. The error voltage causes comparator U7 output to go high or low. The comparator output, fed back to U8, determines whether the bits that generated the programmed current in U6 should be a high or low state.

When HOLD is high, the successive approximation register (SAR) cycle begins. Initially, all of the output bits from U8 are set high. Then each of the bits is set low one at a time, successively from the most significant bit (MSB) to the least significant bit (LSB). The value of the SAR output changes by one half, as each bit is set low. As each bit is set low, U6 compares the analog voltage from the Track and Hold circuit to the programmed current from the SAR. If the current produced by the analog voltage is lower than the programmed current, comparator U7 output is low. The U7 output is fed back to the SAR. If the output of U7 is low, the data bit in the SAR that was set low, remains low. If the output of U7 is high, the data bit in the SAR that was set low, becomes high. The next bit is then set low, and the comparison process begins again. The ADC BUSY line signals the completion of the conversion.

CNT 1 is the clock for this process. When the HOLD signal is low, U8 is reset.

Since the CPU in Processor Assembly A7 can process only 8 bits of data at a time, the 10 bits of data are changed to one 8-bit byte and one two bit nibble. When ADC HI BYTE is high (address \$1), 3-STATE buffers U27 and U28 output the eight high order bits to the Data Bus. When ADC LO BYTE is high (address \$0), U27 outputs the two low order bits to the Data Bus.

Y Data Buffer (1)

 $\mathcal{F}(X_A)$

The Y Data Buffer routes data from the Data Bus to the Digital Y Generator and Z Modulation . It processes 11 bits of data: 10 bits of vertical display information and 1 bit of blanking information. It stores this data temporarily on scratch pad memories U21, U22, and U23, which are 16 bit (4 x 4) RAMs. STRK DATA STRB write-enables the RAMs. STROKE SEL selects the output which is read by digital to analog converters U14 and U1. STROKE SEL, after inversion by U17, chooses the set of inputs onto which the Data Bus writes.

Inputs to DAC U14 are the most significant eight bits of data from buffers U21 and U22. U14 converts this digital data to analog current, This current passes to the Z Modulation circuit .

Digital Y Generator (1)

Data from the Y Data Buffer provides vertical display information which represents the traces on the CRT. The Digital Y Generator circuit generates a vertical signal for the CRT when the instrument is in the digital display mode.

The HP 853A Display mainframe draws 512 strokes per sweep: one stroke for every bucket of the horizontal axis. The Digital Y Generator determines the slope of each stroke by comparing the vertical value of the last bucket, to the vertical value of the next bucket. The difference in value is proportional to the slope of the trace.

A simplified schematic is shown in Figure 8-19. DAC U1 provides an output current proportional to the vertical value of the next bucket. A current proportional to the vertical value of the last bucket is produced in R99 and R100 when C47, the hold capacitor, is charged through Q1 during the sample interval. The currents are summed in a current node at the source of Q4. The summed current is passed to integrator U3 which produces a ramp. The ramp, DGTL Y, has a slope proportional to the difference between the currents at the summing node.




Figure 8-19. Simplified Digital Y Generator Schematic

DGTL Y is produced in two steps. In the first step, the circuit is holding the last value of Y. STRK GEN TIMG from the Processor Assembly is low for 1 μ s, and FET switches Q1, Q2 and Q3 are on (closed). (See Figure 8-20.) The output of U3, the last value of Y, is stored on C47. FET switch Q4 is off (open).

In the second step the circuit is sampling current. STRK GEN TIMG is high for $6 \mu s$, and Q1, Q2 and Q3 are off. Q4 is on. (See Figure 8-21.) The voltage stored on C47 during the hold interval now appears across R99 and R100. The current through R99 and R100 is added with current from U1 at the source of Q4, and is passed to the integrator, U3. U3 produces a ramp, DGTL Y.




Figure 8-20. Holding Y




Figure 8-21. Sampling Y

An RLC network is formed by R117, L7, and C47, which allows C47 to charge and stabilize in 1 μ s.

Potentiometer R97, Y GAIN, adjusts the DAC current that represents full vertical scale deflection.

Transistor Q3 minimizes leakage through Q4, during the period when C47 is holding.

Z Modulation O

The Z Modulation circuit varies the intensity of the CRT trace according to the stroke length, so that both long and short strokes have the same brightness.

The Z Modulation circuit acts as an absolute magnitude detector. The outputs of DAC U14 and U2 are proportional to the positions of the next data point and last data point, respectively. These outputs are summed at the input of U15. The current at the summing node is bidirectional and is converted to a unidirectional voltage, which is proportional to the length of the trace.

Figure 8-22(A) represents the Z Modulation circuit when the net current at the summing node is moving away from the input of U15. The output of U15 becomes positive, turning CR13 on. The voltage out of U16 is equal to the voltage at its input plus the voltage across R109, or I x R109.




Figure 8-22. Simplified Z Modulation Schematic

Figure 8-22(B) represents the Z Modulation circuit when the net current at the summing node is moving toward the input of U15. The output of U3 becomes negative, turning CR10 on. The voltage out of U16 is equal to the voltage across R109, or I x R109.

C83 provides high frequency compensation.

R104, INTEN EO, adjusts intensity evenness for long and short strokes.

Digital X Generator

The Digital X Generator produces the sawtooth ramp, DGTL X. The display sequence is trace A, graticule illumination, trace B, and characters. (See Figure 8-23.) This sequence repeats itself continually at an approximate rate of 55 Hz, and should not be confused with the sweep rate controlled by the front—panel SWEEP TIME/DIV control. Traces A and B are swept from right to left. Graticule illumination and characters are swept from left to right.

U26 and C41 form the integrator that produces the DGTL X sawtooth ramp. The slope of the ramp is varied by the currents through resistors R85, R86, and R87, which are summed at the source of Q23, (See Figures 8-24 and 8-26.)

U4A and U4B are voltage sources for the bias currents through R85, R86, and R87. The voltage from U4A is routed by multiplexer U5 to either R86 or R87, depending on the states of DSPL TRACE and DSPL CHAR.




Figure 8-23. Digital X Generator Timing

U5 is a CMOS device. It reacts to input logic levels by pulling its corresponding outputs to its supply voltage levels, which are approximately +5V and ground. If the input voltage exceeds +2.5V, the output voltage is +5V; if the input voltage is less than +2.5V, the output is at ground. U4B is the voltage source for the bias current through R85.

The L X CLAMP R line resets the integrator output to 0V, so that traces A and B always start at the same place at the right side of the CRT display. When L X CLAMP R is low, Q5 turns on and CR11 is reverse-biased. This turns on Q22, discharges C41, and sets U26 output to 0V.

The X HOLD LEFT line opens the input to integrator U26, thus stopping the ramp output. This ensures that the first character displayed is always positioned at the left side of the CRT display. When X HOLD LEFT is high, Q6 is off and Q23 is on; the summed currents from R85, R86, and R87 pass to U26 and are integrated. When X HOLD LEFT is low, Q6 is on, turning off Q23; the current path to the U26 input is opened, and integration stops.

The X HO'D LEFT signal is active during mixed mode only, at sweep speeds of 5 ms/DIV or faster (10 ms/DIV or faster if in digital average display mode). At these sweep times, there is insufficient time for digital display circuitry to convert analog information to digital data and store it. To maintain display information, a mixed mode takes place in which both analog and digital information are displayed on the CRT: the graticule illumination and characters are digital information; traces A and B are analog information (VIDEO) from the spectrum analyzer plug—in. A number of complete sweeps must be displayed to maintain uniform brightness of the analog trace. Q23 is held open by the X HOLD LEFT. This delays the start of character sweep until X HOLD LEFT returns to its normally low state. (For detailed description, refer to Counter section of Processor Assembly A7 circuit description.)

The ramp out of integrator U26 is from -1.0V to 0V. The X OFF adjustment in resistor divider network R91, R92 and R93 shifts the ramp by 1V, changing the output to 0V to +1.0V at TP4 (DGTL X).







Figure 8-24. Simplified Digital X Generator Schematic

DATA CONVERTER ASSEMBLY 00853-60007








SENIGE



SERIAL PREFIX: 2223A








SEE NOTE 6

1. REFERENCE DESIGNATORS WITHIN THIS ASSEMBLY ARE ABBREVIATED. FOR COMPLETE REFERENCE DESIGNATION, PREFIX ABBREVIATION WITH ABBENBLY DESIGNATION.

A5 DATA CONVERTER ASSEMBLY 00853-60007 (SHEET 2 OF 2)



Model 853A Service

XYZ AMPLIFIER ASSEMBLY A6, CIRCUIT DESCRIPTION

The XYZ Amplifier Assembly amplifies analog or digital signals to drive the horizontal and vertical deflection plates of the CRT. DGTL Y, VIDEO, DGTL X and SWEEP are amplified in voltage to current converters and then in current to voltage converters before passing to the CRT deflection plates.

So that characters, scale illumination, and traces will have proper intensity and focus, this assembly modulates Z-Axis intensity and focus according to modulation and blanking signals from the Processor, Data Converter, and Interface Assemblies. The Voltage to Current Converter, Z-Axis converts modulation voltages to current sources. These current sources are summed and amplified in current to voltage converters that drive the control and focus grids of the CRT.

Digital/Analog Switch (X and Y)

This switch steers VIDEO or DGTL Y to the Voltage to Current Input Amplifier, Y-Axis (a), and SWEEP or DGTL X to the Voltage to Current Input Amplifier, X-Axis (c). See Figures 8-27 and 8-34.




Figure 8-27. X and Y Amplifiers

Switch U2 contains four single-pole, single-throw, JFET analog switches connected as two double-pole, double-throw switches. U2B and U2C are normally closed. U2A and U2D are normally open.

When digital display modes are selected, or during character and graticule illumination display when in mixed mode, HDGTL is high. DGTL Y and DGTL X from Data Converter Assembly A5 pass to the Voltage to Current Input Amplifiers. (For detailed description of mixed mode, refer to Counter section in Processor Assembly A7 circuit description.)

When analog display mode is selected, HDGTL is low and VIDEO and SWEEP pass to the Voltage to Current Input Amplifiers.

This circuit converts its input voltage to two current sinks which drive the Output Driver Amplifier A, Y Axis and Output Driver Amplifier B, Y Axis. The nominal input is 0V to +.8V. The two current sinks are proportional to the voltages present at the two CRT deflection plates. These current sinks are complimentary and are produced by a series of differential amplifiers. See Figure 8-28.

Figure 8-28 shows the Voltage to Current Input Amplifier containing three differential pairs. To understand the amplifier, first assume that the base of Q5 is at 0V and bias resistors R19* and R21* are equal. For this case, the entire amplifier is balanced and output currents I_1 and I_2 are equal.




Figure 8-28. Voltage to Current Input Amplifier, Y Axis

I2 OC V AT CRY DEFLECTION PLATE Y+

In the actual circuit, R19* and R21* are not equal. Full screen deflection occurs when VIDEO (or DGTL Y) is at 0.8V. Midscreen deflection occurs when 0.4V is present at the base of Q5.

Ideally, R19* and R21* are selected so that the collector voltages of Q6 and Q16 are equal and the output currents, I_1 and I_2 , are equal when 0.4V is present at the base of Q5. In practice, however, the resistors are selected to provide midscreen CRT deflection with 0.4V applied.

Voltage levels for troubleshooting are indicated on the XYZ Amplifier Schematic, Figure 8-34, and on Figure 8-28. For these measurements, first put the HP 853A in digital display mode and then short the base of Q5 to ground. This unbalances the output current I₁ and I₂, and causes the CRT beam to be at the bottom of the CRT display, if the amplifier is operating correctly. Since the amplifier stages are dc coupled, any errors present in one stage will be repeated in following stages.

All six stages have current gain, but only Q6 and Q16 have significant voltage gain.

Front panel control, Y POSN, varies the base voltage of Q15 by a few tenths of a volt. This offsets the amplifier to adjust CRT beam reflection.

Y GAIN adjustment R30 compensates for varying deflection factors of different CRTs. Resistor R29* is selected to optimize the range of R30.

Voltage to Current Input Amplifier, X Axis

This circuit operation is identical to the Voltage to Current Input Amplifier, Y Axis, except that the nominal input voltage range is from 0V to +1.0V. Grounding the base of Q26 causes the CRT beam to go to the left of the display if the amplifier is operating correctly.

Output Driver Amplifier A, Y-Axis Output Driver Amplifier B, Y-Axis O

These two amplifiers are current to voltage amplifiers and are identical. Amplifier A is driven by Q17, which is the non-inverting output of the Voltage to Current Input Amplifier, Y-Axis. Amplifier B is driven by the inverted output, Q7. Amplifiers A and B are both wideband, inverting amplifiers that drive the CRT vertical deflection plates. Amplifier A is described.

Emitter follower Q19 can be ignored as a current path for low frequency operation. It is ac coupled to Q8 and Q21 to improve the high frequency performance of the circuit.

First, assume that the input to amplifer A is open and that all the transistors have infinite beta and no base current. The base voltage of Q8 is approximately +0.6V. The base voltage of Q21, determined by the drop across R58 and R59, is approximately +148V. This sets the emitter and collector current of Q21 to about 7 mA.

Now assume that the input of amplifier A is connected to the input amplifier (Q17). Any current sunk by the input amplifier is supplied by Q21 and Q8 through R57. Current, amplified by Q20, is coupled to Q21 through C10, and coupled to Q8 through R61. Transistors Q8 and Q20 have high voltage outputs, which increase as current through the feedback loop, R57, increases. This feedback is 180° out of phase with the input to amplifier A. Thus, the input voltage to amplifier A remains at 0V. For every milliampere of current sunk by the input amplifier, the output voltage of amplifier A rises +23.7V.

The combined voltage gain of the Voltage to Current Input Amplifier, Y-Axis and the Output Driver Amplifier A, Y Axis is about 120.

The collector current of Q8 is 7 mA, since any current through R57 into the base of emitter follower Q20 increases the voltage at the base of Q8, which is turned on sufficiently to sink 7 mA.

Diodes at amplifier A output protect against CRT arcing.

Output Driver Amplifier A, X-Axis Output Driver Amplifier B, X-Axis O

The operation of these circuits is identical to Output Driver Amplifiers A and B, Y Axis.

Z Multiplexer O

The Z Multiplexer, U4, selects intensity modulation voltages that represent varying intensities for scale illumination, traces, and characters displayed during digital or analog mode. The Voltage to Current Converter, Z-Axis converts the Z Multiplexer output to current sources that drive the control gate and control grid amplifiers. See Figure 8 – 29. The inputs to U4 are controlled by GRAT EN and L INTEN MOD.

Front panel control SCALE INTEN varies the intensity of graticule illumination. Front panel control INTEN varies the intensity of traces and characters.




Figure 8-29, Z Multiplexer

Ŷ

Voltage to Current Converter, Z-Axis

This circuit converts its input voltage from the Z Multiplexer to two current sinks that drive the Control Gate Amplifier and the Focus Gate Amplifier.

Common emitter amplifiers Q3 and Q13 provide one current sink; Q4 and Q14 provide the other current sink. The differential amplifier pair, Q3 and Q4, have a nominal input voltage range from 0V to + IV. CR8, R118, and R117 form a diode clamp and voltage divider so that the voltage difference to the amplifier pair never exceeds IV.

Transistor Q13 forms a current sink inversely proportional to the intensity level. Transistor Q14 forms a current sink inversely proportional to the intensity level.

INTEN GAIN adjustment R124 controls the relative gain of the inverting and noninverting side of the amplifier.

Test point 13, at the base of emitter follower Q25, may be shorted to ground for troubleshooting. This blanks the CRT. Voltage levels noted in function block J on the schematic diagram, Figure 8-34, apply when TP13 is grounded.

Dynamic Focus, X-Axis

This circuit sinks varying amounts of current from the Focus Gate Amplifier \bigcirc to maintain sharp focus as the X input is swept. Figure 8-30 shows that the current sink is an exponential function of the absolute value of X. Emitter current of Q40 and Q41 is a function of the voltage difference at the bases of Q40 and Q41. When X + (TP9) is high, and \bigcirc (TP10) is low, Q40 turns on, sinking more current. When the CRT beam is at midscreen, X + equals X -, and the voltage difference at the bases of Q40 and Q41 is zero.

Resistor R90* is a factory select part and adjusts the amount of dynamic focus compensation. Diodes CR5 and CR6 provide temperature compensation.

Focus Gate Amplifier 🔇

The Focus Gate Amplifier supplies a correction voltage to the focus grid of the CRT. Figure 8-31 is a simplified schematic of the Focus Gate Amplifier. Focusing varies as front panel intensity, stroke length, and horizontal




Figure 8-30, Current Source, DYN Focus

position change. Currents inversely proportional to these signals are summed at a current node; the current is amplified to produce the CONTROL GATE output. The CRT beam defocuses during graticule illumination.

The DYN FOCUS signal is a current sink proportional to the horizontal position of the CRT beam. (Refer to Figure 8-34.) When GRAT EN is high during graticule illumination, Q2 turns on and sinks DYN FOCUS current to ground; the voltage level at the base of Q11 is zero, and the beam defocuses, producing uniform graticule illumination.

When GRAT EN is low, Q2 turns off. This allows the summing of DYN FOCUS current with current from the Z Multiplexer (via Q1) that is inversely proportional to stroke length or intensity.

Transistor Q1 has low input impedance and high output impedance. It isolates the summing-current node at Q11 from the Z Multiplexer.

The correction voltage at FOCUS GATE varies from +5V to +70V.




Figure 8-31, Focus Gate Amplifier, Simplified Schematic

Control Gate Amplifier (2) Analog Blanking (3) Analog/Digital Blanking Select (1)

The Control Gate Amplifier is a current to voltage amplifier similar to the Focus Gate Amplifier. It drives the control grid of the CRT. Beam current, proportional to stroke length or intensity, is amplified to produce the control grid voltage (CONTROL GATE) which varies from +25V to +70V. Figure 8-32 is a simplified schematic of the Control Gate Amplifier.

Blanking switch Q24 turns off the beam current according to the logic levels of analog and digital blanking signals, ANLG BLNK (TTL) and LDGTI BLNK.

In the Analog/Digital Blanking Select circuit, the ANLG/LDGTL signal (from A7) steers either L DGTL BLNK or ANLG BLNK (TTL) to pin 8 of 13. A logic high from U3 turns off Q24, shutting off current to the current to oltage amplifier. The beam is blanked; CONTROL GATE is at +25V. Diodes CR15 and CR16 ensure that no current passes to U3 when Q24 is conducting. Resistor R150 is a pull-up resistor.

The Analog Blanking circuit converts ANLG FLNK to TTL levels, for compatibility with U3. Transistor Q10 is always on, with base current of 1 mA. When ANLG BLNK is high, Q10 collector current is 3 mA and the voltage at TP12 is +4V. The CRT beam is bianked if ANLG/LDGTL is high. When ANLG BLNK is low, Q10 collector current is 1 mA and TP12 is at 0V, approximately. This blanks the CRT beam if ANLG/LDGTL is low.






Figure 8-32. Control Gate Amplifier, Simplified Schematic

853A



1111

.4f g









FIGURE 8-34. XYZ AMPLIFIER ASSEMBLY A6 , SCHEMATIC DIAGRAM (1 OF 2) 8-65


SERIAL PREFIX: 2223A

Service










SEE NOTE 7



MODEL 853A




Figure 8-35, Processor Clocks Referenced to CLK Ø0

PROCESSOR ASSEMBLY A7, CIRCUIT DESCRIPTION

The Processor Assembly controls the HP 853A mainframe, which consists of two functional systems: the Input System and the Output System. (See General Circuit Description and Figure 8-5.) The central processing unit (CPU) and counter control these systems:

- The CPU controls conversion of sweep, video, and front-panel signals to digital data, and stores it in memory.
- The counter converts digital data to analog information and displays it on the CRT.

CPU and Program ROM

The CPU, U50, manipulates data using the address bus, A0 through A15, and the data bus D0 through D15. (Refer to Data Multiplexer.) The address bus specifies the hardware or memory location that is to supply or receive data on the data bus. The CPU stores data in Stroke Memory or System Memory . It also fetches data from Stroke and System memory, and the Program ROM . U34, which is a read-only memory that contains instructions for the CPU.

This circuit has the following control lines.

L ROM EN (low ROM enable) switches the multiplexers in System Memory and Stroke Memory. When L ROM EN is high, the CPU address bus addresses memory. The CPU Program ROM is disabled and the CPU controls the data on the data bus, D0 through D15. When L ROM EN is low, the counter bus addresses memory and controls the data on the data bus, D0 through D15. While the Counter controls the data bus, the Program ROM is enabled, and the CPU fetches a command for its own internal operation, using the CPU data bus lines d0 through d7.

LR/W (low-read/write) and R/LW (read/low-write). LR/W determines the direction of data through the Data Multiplexer

. When LR/W is low, data passes from the Data Multiplexer to the CPU. LR/W and R/LW control HP-IB data flow through U24, in the HP-IB Interface and Sweep Status Interface .

L CPU RESET (low CPU reset) restores the CPU to its initial state. When power is initially turned on, comparators U53A and U53B generate the L CPU RESET pulse, which remains low until the +5V supply exceeds about +4V. Capacitor, C1, and R3 cause a delay which holds the voltage at pin 1 of U53 low for about 200 ms. The L CPU RESET pulse may also be generated by grounding TP5.

All clocks are 2 MHz, except DOT CLK, which is 4 MHz. Figure 8-35 shows clock waveforms, all referenced to CLK (\emptyset 0).

Data Multiplexer (1)

The CPU processes eight bits of data at a time. The data multiplexer converts the 8-bit CPU data bus, 17 through d0, to a 16-bit data bus, D15 through D0. Table 8-6 shows how the busses correlate.

When accessing System Memory, the CPU processes data on data lines D7 - D0 through transceiver U20.

When accessing Stroke Memory, the CPU processes data on data lines D15 – D0 through transceivers U20, U21, and U22. The CPU processes Stroke Memory in three steps:

First, U20 is enabled, and eight bits, D15 – D8, which correspond to CPU data bits d7 – d0, are processed.

Second, U21 is enabled, and four bits, D7-D4, which correspond to CPU data bits d7-d4, are processed. The CPU ignores CPU data bits d3-d0.

Third, U22 is enabled, and four bits, D3 – D0 which correspond to CPU data bits d7 - d4, are processed. Again, the CPU ignores CPU data bits d3 - d0.

8-Bit CPU Data Bus	Translates to 16-Bit Data Bus	System Memory Data Contents	Stroke Memory Data Contents
d7d0	D15D8	Character Buffers, CPU Scratch Pad & Stack	8 MSB Stroke Data
u7d4	D7-D4	Not Used	4 LSB Stroke Data
d7-d4	₽3-D0	Not Used	Blanking Data

Table 8-6, 8-Bit CPU Data Bus and 16-Bit Data Bus Correlation

Control lines from U15, U57B, and U57D enable tranceivers U20, U21, and U22. When L ROM EN is high, and pins 4 and 5 of U15 are low, U15 is enabled: A10 and A11 determine which U15 output is active (low).

Stroke Memory and Multiplexer @

Stroke Memory contains four static read/write, random access memory (RAM) chips, U8, U9, U10, and U11 that receive and send data on the data bus. These RAMs are accessed by a 10-bit address, AD0 – AD9. Multiplexers U40, U41, and U42 route commands from the CPU, Counter, and Memory and I/O Select Generator to these RAMs.

Stroke data is stored in stroke memory as 1024 16-bit words. There are 512 words for trace A and 512 words for trace B. These words correspond to 512 positions on the CRT display, located across the CRT's horizontal axis. A 16-bit word is processed as one 8-bit byte and two 4-bit nibbles. Table 8-7 lists the contents of Stroke Memory.

The high byte of stroke data, D15 - D8, contains the 8 most significant bits representing the vertical value of the video signal. The low byte of stroke data, D7 - D6, contains the two least significant bits of the vertical value. D4 - D3 are blanking information. Bits D1 and D0 are not used. The extreme right and left positions on the CRT's horizontal axis are blanked so that only trace data within the graticule area is displayed. Bits D5 and D4 are fractional bits (1/2 bit and 1/4 bit) used for digital averaging; they are not displayed.

L ROM EN determines whether the CPU or Counter is addressing the RAMs. The CPU addresses the RAMs with address bus bits A0-A9. The CPU stores stroke data in Stroke Memory sequentially. It also fetches data from Stroke Memory for arithmetic operations, such as normalizer functions.

The Counter addresses the RAMs with counter bus bits CNT5 – CNT13, and CNT15. As the Counter counts, stroke data is accessed sequentially for display on the CRT. CNT15 selects trace A or trace B.

The following signals control Stroke Memory:

- L ROM EN (low ROM enable) switches multiplexers U40, U41, and U42. When L ROM EN is low, the A inputs are selected. When L ROM EN is high, the B inputs are selected (SEL B).
- L CS (low chip select) is the enabling input to the RAM chips U8, U9, U10, and U11. Multiplexer U40 selects either L MS1 or L MS3 to be the low chip select signal. When L CS is low, Stroke Memory is enabled.

MS1 (memory select 1) enables the Stroke Memory RAMs (via L CS). When L ROM EN is high and MS1 is low, the CPU controls Stroke Memory.

MS3 (memory select 3) enables the Stroke Memory RAMs (via L CS). When MS3 is low and L ROM EN is low, the Counter controls stroke memory.

HI-BYTE R/LW (high byte read/low-write) controls the direction of data in U8 and U9.

LO-BYTE R/LW (low byte read/low-write) controls data direction in U10.

Table 8-7. Processor Addresses

CPU Address	Function
	General I/O Interfaces
\$0 \$8 \$20 \$28 \$30	Analog-to-Digital Converter (Low Byte) Analog-to-Digital Converter (High Byte) Display Pushbuttons, Write Control Display Pushbuttons, Store Control HP-IB Address Switch, Sweep Status
/	Control Latch Interface
\$19 \$18 \$1A \$1B \$1C \$1D \$1E \$1F \$15 \$17	Trigger Sweep Start/Reset Function Arm the Sweep Start/Reset Function End Request Conversion Pulse Start Request Conversion Pulse Input Select A Low Input Select A High Input Select B Low Input Select B High Disable Analog Fast Sweep Function Enable Analog Fast Sweep Function
	HP-IB Registers
\$38 \$39 \$3A \$3B \$3C \$3D \$3E \$3F	HP-IB Data Register Interrupt Status Register for Incoming Data Interrupt Status Register for Bus Handshake Serial Poll Register HP-IB Address Status Register Auxiliary Command Register HP-IB Switch Selected Address Register Not Used
	System Memory
\$3803BF \$3C0\$3FF \$40\$37F	Character Buffer for Upper Printed Line on Display Character Buffer for Lower Printed Line on Display Scratchpad Memory and Machine Stack for CPU
	Stroke Memory
\$400—\$5FF \$600—\$7FF \$800—\$9FF \$A00—\$BFF \$C00—\$DFF \$E00—\$FFF \$1000—DFFF	Blanking Data for Trace B Blanking Data for Trace A Stroke Data for Trace B (High Byte) Stroke Data for Trace A (High Byte) Stroke Data for Trace B (Low Byte) Stroke Data for Trace A (Low Liyte) Not Used
	Program Memory (ROM)
\$E000—\$FFFF	HP-IB and Plot Subroutines Control Setting Display Subroutines Executive Program and Trace Data Handling Initialization and Test Subroutines
	<i>#</i> .

CTL R/LW (control read/low-write) controls data direction in U11.

System Memory and Multiplexer (

System Memory is similar in structure to Stroke Memory. System Memory comprises static RAM chips, U6 and U7, and multiplexer chips, U37 - 39. The multiplexers route signals from the CPU, Counter, and Memory and I/O Select to the RAMs.

The RAM chips contain a scratch pad memory and machine stack for the CPU's own internal operation. They also contain two character buffers, one for each line of character display. Refer to Table 8-7.

L ROM EN, as in Stroke Memory, determines whether the CPU or Counter is addressing RAM. By addressing RAM with address bus lines A9-A9, the CPU stores the front panel settings in the character buffers as ASCII code. Counter bus lines CNT9 through CNT14 select the character position, and CNT5 selects the upper or lower buffer.

The following signals control System Memory:

L ROM EN (low ROM enable) switches the multiplexers, U37, U38, and U39. When L ROM EN is high, the B inputs are selected (SEL B) When L ROM EN is low, the A inputs are selected.

LCS (low chip select) is the enabling input to the RAM chips U6 and U7. Multiplexer, U39, selects either MS0 or MS2 to be the low chip select signal. When LCS is low, System Memory is enabled.

MS0 (memory select 0) enables System Memory RAMs (via L CS). When MS0 is low and L ROM EN is high, the CPU controls System Memory.

MS2 (memory select 2) enables the System Memory RAMs (via L CS). When MS2 and L ROM EN are low, the Counter controls System Memory.

SYS R/LW (system read/low-write) controls direction of data flow in System Memory.

Memory and I/O Select 19

This circuitry generates the following control lines.

MSO Refer to System Memory and Multiplexer (1).

MS1 Refer to Stroke Memory and Multiplexer 6.

MS2 Refer to System Memory and Multiplexer .

MS3 Refer to Stroke Memory and Multiplexer ③.

L I/O SEL (low input/output select), when low, enables the I/O Decoder.

DSPL TRACE and DSPL CHAR together control the timing and direction of the DGTL X ramp.

DSPL TRACE (display trace) controls timing of the negative portion of the DGTL X ramp for display of traces. It also initiates strobing of stroke data to Y Data Buffer. DSPL TRACE is high when traces are displayed. (Refer to circuit descriptions of Display Control Logic and Blanking Logic in this section. Also refer to Digital X Generator in A5.)

DSPL CHAR (display characters) controls timing of the positive portion of the DGTL X ramp for display of characters. It enables blanking logic for characters, and provides phase shift in Counter. (Refer to Display Control Logic, Blanking Logic, and Counter circuit descriptions. Also refer to Digital X Generator in A5.)

STROKE SEL determines which of the Y Data Buffer (A5) inputs and outputs are enabled.

Display Control Logic (

This circuit generates signals that time the display of information on the CRT. It controls some circuitry on the Data Converter Assembly, A5.

STRK GEN TIMG (stroke generator timing) controls the timing of the Digital Y Generator (A5) and Blanking Logic. It times the drawing and blanking of trace data from Stroke Memory (A7) that is stored temporarily in the Y Data Buffer (A5). When STRK GEN TIMG is high (6 μ s), the Digital Y Generator (A5) processes stroke information from the Y Data Buffer and generates DGTL Y; a stroke is drawn which corresponds to one of the 512 buckets of the CRT display. When STRK GEN TIMG is low (1 μ s), the CRT beam is blanked (L DGTL BLNK) and the Y Data Buffer is switched. See Figure 8-36 and Data Converter Assembly A5 circuit description.




Figure 8-36. Stroke Generator Timing

DSPL TRACE (display traces), when high, enables STRK DATA STRB.

STRK DATA STRB (stroke data strobe) strobes trace data into the Y Data Buffer (A5). Refer to Data Converter A5 circuit description.

STROKE BLNK (stroke blank) blanks the CRT as the Y DATA buffer (A5) is loaded.

Refer to Data Converter circuit description.

DSPL CHAR (display characters) is high during character display.

LX CLAMP R (low X clamp right) clamps DGTL X sweep ramp (A5) to 1V.

Service Model 853A

X HOLD LEFT (X hold left) is active during mixed mode. This signal holds DGTL X value constant (A5) during analog display interval, so that character line is positioned correctly and all characters are displayed. (Refer to Counter circuit description for detailed operation of mixed mode.)

Read/Write Select @

READ/WRITE SELECT generates four commands for stroke and system memory. These outputs are active one at a time when A15 and WR CLK are low and LR/W is high. A10 and A11 determine which output is active.

SYS R/LW (system read/low-write) controls the direction of data in System Memory.

CTL R/LW (control read/low-write) controls data direction in the portion of Stroke Memory that corresponds to data lines D0 through D3.

LO-BYTE R/LW (low-byte read/low-write) controls data direction in the portion of Stroke Memory that stores the least significant data bits of the VIDEO (Y) data.

HI-BYTE R/LW (high-byte read/low-write) controls data direction in the portion of Stroke Memory that stores the eight most significant data bits of the video data.

Counter (1)

The counter fetches trace and character data from System Memory and displays it, together with graticule illumination, on the CRT. It addresses System Memory via the counter bus, CNT1 – CNT16, and controls the data bus when L ROM EN is high.

CNT1 through CNT4 determine that strokes are drawn every 7 μ s. CNT5 through CNT13 determine that a trace is drawn in 3.58 ms and consists of 512 strokes (481 within the graticule). CNT14 through CNT16 select what is being drawn during the display refresh cycle: trace A, trace B, characters, or graticule illumination. The display refresh cycle, shown on Figure 8-37, repeats every 17.9 ms (55.8 Hz).

CNT5 is delayed when it selects either the upper or lower row of characters for display. When DSPL CHAR is high, it is gated with CNT4 at U54B, delaying CNT 5. See Figure 8-36.

CNT1 through CNT16 are produced by dividing L CPU CLK. The first divider in the chain, U36, divides 2 MHz by 14 to produce CNT1 through CNT4. U27 divides CNT4 by 256, and the first stage of U48A divides the U27 output by 2, producing CNT5 through CNT13. The remainder of U48A is a divide by 5, producing C14 through C16.

At sweep speeds 5 msec/DIV or faster (10 ms/DIV or faster if in DGTL AVG mode), the CPU does not have enough time to process the analog SWEEP and VIDEO signals into digital information for display on the CRT. To maintain display information, analog traces and digitally controlled characters and graticule illumination are displayed alternately on the CRT. This is called mixed mode. The Interface Assembly, A9, monitors the plug-in sweep speeds and signals when the sweep speeds are greater than or equal to 5 ms/DIV (or 10 ms/DIV); SLOW SWP goes low.

The CPU reads the sweep status interface portion of U12 (L) at the end of a sweep. When SLOW SWP goes low, it initiates the mixed mode process: ANLG FST SWP EN goes high (CPU address Δ13). The Counter gates ANLG FST SWP EN with RETRACE, producing ANLG FST SWP, which goes to Blanking Logic producing ANLG/LDGTL. ANLG/LDGTL travels to XYZ Amplifier Assembly A5, and ultimately produces the signal HDGTL that switches the Digital/Analog Switch (A6), which selects either the plug-in VIDEO and SWEEP signals, or the DGTL X and DGTL Y signals, to drive the CRT deflection plates.

Both of the digitally derived traces are blanked (but not cleared) during mixed mode operation (L DGTL BLNK). The Counter cycles through its normal display sequence: trace A (blanked), graticule illumination,




Figure 8-37. Display Refresh Cycle

trace B (blanked), and characters; except that trace B timing (trace B is now analog) is controlled by RETRACE instead of DGTL X.

Figure 8-38 shows how trace B timing is controlled in mixed mode. After graticules are drawn, COUNT EN goes low. Normally, COUNT EN would remain low for 1 μ s, but since the mainframe is in mixed mode, COUNT EN does not go high again, enabling the Counter to count, until RETRACE signals the start of the plug—in sweep, by going low. The Counter now counts for 3.53 ms, and after this period, COUNT EN again goes low, this time waiting for the end of the plug-in sweep, which is signalled by RETRACE going high.

I/O Decoder 🚳

The CPU uses the I/O Decoder to enable, one at a time, various interfaces and latches that receive or send data according to CPU commands. The I/O Decoder is enabled when L ROM EN is high and I/O Sel is low. Address bus lines A3, A4, and A5 determine which interface, latch, or command is enabled.




Figure 8-38, Mixed Mode Timing (Analog/Digital Display)

The I/O Decoder also enables commands for Data Converter Assembly A5.

Table 8-8 lists the circuitry controlled by the I/O Decoder.

A3 CPU Addresses I/O Decoder Output Enabled **A5** A4 HP-IB Talk & Listen Interface (1) 1 1 1 \$38-3F HP-IB Address Switch & Sweep Status Interface (1) \$30-37 0 Store Control Switch (1) \$28-2F Write Control Switch (P) 0 \$20-27 Control Latches (N) 0 1 1 \$18-1F Control Latches (N) \$10-17 0 0 \$8-F ADC HI BYTE (M) 0 O 1

ADC LO BYTE (M)

\$0-7

Table 8-8. I/O Decoder Truth Table

HP-IB Interface and Sweep Status Interface 🕕

0

The microprocessor-controlled device, U24, handles all the talk and listen functions that occur during HP-IB operation. During HP-IB operation, the CPU sends and receives data (D8-D15), using address bus lines A0, A1, and A2, which correspond to address locations \$38 through \$3F. U24 formats the data to and from the HP-IB device. U23 and U14 are buffers. (Refer to Table 8-7.)

R/LW and L/RW dictate whether the CPU is reading or writing to the HP-IB device.

Buffer U12 is enabled when the I/O Decoder is enabled and the CPU is accessing address \$30. The HP-IB address is sensed by U12. The rear panel ADDRESS switch provides contact closures to ground, which are translated to TTL levels with pull-up resistors.

Buffer U12 also stores plug-in sweep status information.

When LMANUAL is low, it indicates that the sweep is in manual mode.

When SLOW SWP is high, it indicates that the sweep is slow enough to digitize. (Refer to Counter 10.)

When RETRACE is high, it indicates that the plug-in is retracing.

Store Control Switch

This interface buffers four inputs from the front panel pushbuttons that control the CRT display. The inputs are contact closure to ground, translated to TTL input levels by pull-up resistors. The CPU accesses U4 at address \$28, when the I/O Decoder is enabled.

U4 also buffers inputs from Data Converter Assembly A5.

ADC BUSY (analog to digital conversion busy)is high during analog to digital conversion and goes low when conversion is finished.

LNOISE is low when the VIDEO input (A5) has noise characteristics.

Write Control Switch (2)

This interface buffers six inputs from the front panel pushbutton switches that control the CRT display. These inputs, again, are contact closure to ground and are translated to TTL input levels by pull-up resistors. The CPU accesses buffer U3 at address \$20 when the I/O Decoder is enabled.

Control Latches (

The CPU uses the control latches to control various operations of Data Converter Assembly A5 and the plugin. Address lines A1-A3 specify which latch output is active (high) and A0 determines whether the latch is set or cleared. (Refer to Table 8-7.)

The following signals are control latch outputs:

REQ CONV (request conversion) initiates the analog to digital conversion in Data Converter Assembly A5.

IN SEL A and IN SEL B (input select A and input select B) select analog signals for digital conversion. (Refer to Table 8-5 and A5 circuit description.)

L SWP TRIG (low sweep trigger) triggers a sweep in the plug-in when a high from U30 pin 9 is ORed with TRIG from U24.

ANLG FST SWP EN (analog fast sweep enable) enables mixed mode. (Refer to Counter 10.)

Blanking Logic 🚯

Blanking Logic decodes timing signals and switch positions to turn off the beam on the CRT.

The signal at TP4 (L DGTL BLNK) blanks the beam of the CRT during digital display mode. When the signal at TP4 is low, the CRT is blanked. During analog display mode, the blanking signal from the plug-in blanks the CRT beam.

ANLG FST SWP EN (analog fast sweep enable), when high, blanks digital traces and enables mixed mode. (Refer to Counter circuit description in this section.)

STRKE GEN TIMG (stroke generator timing), when low, blanks for 1 μ s, each 7 μ s.

STRK BLNK LCHD (stroke blank latched), when low, blanks digitally displayed strokes.

WACTL and WBCTL (write A control and write B control), when low, blank digital trace A and digital trace B, respectively.

L CHAR DOTS (low character dots) controls blanking of the raster for character display. Character dots are drawn when the signal is low.

ANLG FST SWP is a timing signal for mixed mode. (Refer to Counter circuit description in this section.)

ANLG/LDGTL (analog/low-digital) selects digital or analog display. When low, digital display is active; when high, analog display is active.

The Character Generator generates two rows of characters onto the CRT by drawing a dot matrix on a vertical raster. The Counter forms the raster, which is a series of ramps, by alternately fetching the two Y Data Buffer outputs that correspond to the endpoints of the ramps. As the ramps are drawn, the character generator blanks portions of the raster. The portions not blanked form up to eight dots on each positive-going ramp, as shown on Figure 8-39.

The CPU senses the front panel control settings and stores them as ASCII code in System Memory. (ASCII is the American Standard Code for Information Interchange.) During the character portion of the display refresh




Figure 8-39. Dot Matrix Blanking Superimposed on Raster

cycle, the Counter stores the ASCII code in buffer U19. The code, together with CNT6, CNT7, and CNT8 form the address to the character ROM, U33.

The dot matrix output from U33 is the input to both U31 and U32 shift registers. U31 and U32 shift out the dot positions. A dot represents a portion of the vertical raster which is not blanked, and is 250 ns wide.

Refer to timing diagram, Figure 8-40, for the following cycle.

CHAR DOT SH goes high. Character code (ASCII) from address \$3C2 in System Memory is clocked into buffer U19 one or more times by CLK 00 gated with A15 (ROM EN), and passes to character ROM U33.

CHAR DOT SH goes low. Dot positions for the letter "R" are loaded into shift registers U31 and U32.

DOT CLK EN inhibits the shifting of dot positions out of U31 and U32. When DOT CLK EN goes low, dots for "R" are shifted out. The most significant bit of U32, H, is shifted out first. Bit H, and also bits G, F, and E which follow, are grounded. Thus, L CHAR DOT, the output at pin 7, is initially high and these dot positions are blanked. Next, bits D, C, B, and A of U32 are shifted out. These bits are high and cause L CHAR DOT to go low. L CHAR DOT remains low as bits H, G, F, and E shift out of U31, as these bits are also high for the letter "R." This produces a pattern of dots on the CRT that form the left edge of "R."

While dot positions for "R" shift out of U32 and U31, ASCII code for "C" (address \$382) is loaded into buffer U19. After the last bit for "R" (bit E of U31) shifts out, CHAR DOT SH goes low, and dot positions for "C" are transferred from U19 into U31 and U32. Now, dot positions for "C" shift out. Bits H through A of U32 and H through C of U31 shift out, forming the L CHAR DOT signal which produces, this time, a pattern of dots on the CRT that form the left edge of the letter "C."

Note that L CHAR DOTS on Figure 8-40 corresponds to the left edges of "R" and "C" drawn on the first positive ramp in Figure 8-39.

The preceding sequence occurs eight times for each pair of characters, upper and lower, shifting to the next character column with each new cycle. One sweep contains two rows of sixty-four characters. Only sixty are accessible by the user. Each row of character spaces is sequentially numbered from left to right.




Figure 8-40. Character Generator Timing

Service Model 853A

CNT 5 chooses the upper or lower row of characters for display. (For proper character display, CNT 5 is delayed by the Counter circuitry when DSPL CHAR is high. See Figure 8-36.)

L. CHAR DOT (low character dots) is high when the trace is blanked, and is low when a character dot is being drawn.

STROKE SEL (stroke select) selects odd or even strokes. It selects one of the Y Data Buffer outputs.

DOT CLK EN (dot clock enable), when high, inhibits the shift register output. It is the STROKE SEL signal, delayed by one CLK \emptyset 0 cycle.

DOT CLK clocks the shifting of dot positions (bits H through A).

CHAR DOT SH (character dot shift) enables the shift registers, U31 and U32.

TROUBLESHOOTING

Troubleshoot Processor Assembly A7 using the signature analysis troubleshooting diagrams, Figure 8-41. These diagrams supply instructions for verifying operation of most of the digital circuitry on Processor Assembly A7.

The procedure first checks clock circuitry, then checks the address bus, address decoding circuitry, the counter and counter bus (checks A - E). If this circuitry is operating correctly, the data bus and character generator can be verified next (checks F and H). The I/O buffers can also be verified (check I).

The above procedure does not fully test stroke and system memory (U6-U11) or HP-IB circuitry (U14, U23, U24).

A system memory check and stroke memory check is activated when the HP 853A is turned on. This self test can be activated manually. Digital test routines #7 - #9, described in Section V, identify faulty memory components with fault location indicators displayed on the CRT. (Refer to Table 5-5.)

Signature Analysis also locates program ROM (U34) and character ROM (U33) failures.

Troubleshoot the HP-IB interface circuitry using signature analysis and digital storage test routine #A. First, use signature analysis to verify all input lines to the HP-IB microprocessor, U24. Then, activate digital storage test routine #A (refer to Section V). Test routine #A checks U24, setting U24 to a talk-only, listen-only mode for self-test. When test routine #A is active, U24 ignores any signals from the HP-IB device. Replace U24 if the message "FAILED" appears on the CR 1.

If test routine #A runs successfully, a binary count sequence goes to data lines DI01 – DI08, allowing bus driver U23 to be partially verified with an oscilloscope. If these checks fail to locate a failure in the HP-IB circuitry, suspect U14 or U23.

A. Clock Check

With oscilloscope, verify four clock signals shown on Figure 8-35.

U61 pin 14 U60 pin 13 U60 pin 12 U48 pin 13

Dot Clk (4 MHz) Clk (00) (2 MHz) WR CLK (2 MHz) ADC CLK (1 MHz)

B. CPU Address Check

Signature Analyzer connections:

CLOCK _ A7TP8 (CLK Ø0)

START _ A7TP6 (A15)

STOP _ A7TP6 (A15)

GND A7TP9

Remove jumper A7E1.

Switch A7S1A2 off. This causes the CPU (U50) to repeatedly execute instruction AND #\$29. This generates a binary count sequence on the address bus that cycles through the contents of Program ROM U34. Since A7S1A2 disables the data multiplexer U20-U22, only program memory data should appear on the CPU data bus, d0-d7. All decoding logic tied to the address bus is also exercised for verification.

C. Address Multiplex Check

Signature Analyzer connections:

CLOCK \ A7TP8 (CLK Ø0)

START \ A7TP6 (A15)

STOP \ A7TP6 (A15)

GND A7TP9

Remove jumper A7E1.

Switch A7S1A4 and A7S1A5 on.

To verify operation of address multiplexers U37 – U42, the binary count sequence on address bus A0 through A9 is checked at the inputs of System Memory, U6 and U7, and Stroke Memory, U8 – U11.

Refer to Figure 8-1 for general signature analysis instructions.

Unless otherwise indicated, signature analysis is independent of plug-in control settings and can be performed with plug-in removed.




Figure 8-41. Processor Assembly A7, Signature Analysis Troubleshooting Diagram (1 of 4)
8-71/8-72

Service

D. Display Counter Check

Signature Analyzer connections:

CLOCK A7TP8 (CLK \$\phi0)

START A7TP7 (CNT 16)

STOP A7TP7 (CNT 16)

GND A7TP9

Remove jumper A7E1.

Switch A7S1A5 ON.

Ground A7TP3 to A7TP2 with a short jumper.

Set spectrum analyzer and SWEEP TIME/DIV control to AUTO and SWEEP TRIGGER control to SINGLE (or remove plug-in from display mainframe).

Grounding A7TP3 forces a low at the enable inputs of counter U36. This causes counters U36, U27, and U48A to continuously cycle through the display count sequence, which appears on the counter bus, lines CNT2-CNT16. All display logic circuits tied to the counter bus are exercised.

Note that START and STOP signals rely on proper operation of the three counters. If the gate light on the signature analyzer is not flashing, check the counter outputs in sequence to determine which counter stage has stopped.

E. Display Counter Multiplexer Check

Signature Analyzer connections:

CLOCK \ A7TP8 (CLK \(\text{Q0} \))

START \(\subseteq A7TP6 \) (A15)

STOP \(\subseteq A7TP6 \) (A15)

GND \(A7TP9 \)

Remove jumper A7E1.

Switch A7S1A3 OFF. Switch A7S1A4 and A7S1A5 ON.

Remove ground jumper from A7TP3.

The display count sequence on the counter bus lines, CNT5 – CNT13, is checked at the outputs of System Memory and Stroke Memory address multiplexers, U37 – U42. Full operation of the address multiplexers is verified by this check if the Address Multiplex Check (C) has been performed.

Refer to Figure 8-1 for general signature analysis instructions.

Unless otherwise indicated, signature analysis is independent of plug-in control settings and can be performed with plug-in removed.

IS NOT IF GATE IS NOT TP7 NOT CHANGI (PROBE FLASHIN UZ7 AND U4B TO STAGE HAS STOP (A15) -----...... #******* GO TO (E) DISPLAY COUNTER MUX CHECK ----.... U27 200000 ••••

Figure 8-41. Processor Assembly A7, Signature Analysis Troubleshooting Diagram (2 of 4)

Service

F. Data Bus Check

Signature Analyzer connections:

CLOCK \(\subseteq A7TP8 (CLK \(\rho 0 \))

START \(\subseteq A7TP3 (ANLG FST SWP EN) \)

STOP \(\subseteq A7TP3 (ANLG FST SWP EN) \)

GND \(A7TP9 \)

Data Bus Test Routine Start-Up Procedure:

Install jumper A7E1.

Switch A7S1A3 on.
Switch A7S2A2, A7S1A4, and A7S1A5 off.
Set LINE switch OFF, and then ON, or ground A7TP5 (RESET) momentarily.
Then switch A7S1A2 on.
Set plug-in SWEEP TIME/DIV to MANUAL, or jumper A9TP1 (Interface Assembly A9) to ground at A7TP2.

When CPU U50 receives a power-up RESET signal with A7S1A2 off, a data bus test routine (stored in Program ROM U34) is activated. The CPU sends binary count sequences to data bus D0-D15, CPU data bus d0-d7, and data multiplexers U20-U22. Locate data bus problems by checking data bus pins on System Memory RAMs U6 and U7 and Stroke Memory RAMs U8-U11. This check also verifies memory write-enables lines from U26.

The +5 Vdc signature is correct only if the CPU (U50) is able to execute the test routine; suspect the CPU if it is incorrect. Signatures 6A0C or 0000 on U6 - U11 indicate a "hung" data bus line; use a logic pulser and current tracer to find the fault.

G. Stroke Blank Check

Signature Analyzer connections*:

CLOCK \(\sum A7U26 PIN 6 (LR/W) \)

START \(\sum A7TP3 (ANLG FST SWP EN) \)

STOP \(\sum A7TP3 (ANLG FST SWP EN) \)

GND A7TP9

Perform Data Bus Test Routine Start-Up Procedure (F).

The binary count sequence generated by the data bus test routine verifies the stroke blank signal (decoded on U57).

*For the next check move clock connection to A7U26, pin 6 (without turning power off).

H. Character Generator and Blanking Check

Signature Analyzer connections*:

CLOCK _ A7U31 PIN 2 (DOT CLK)

START _ A7TP3 (ANLG FST SWP EN)

STOP _ A7TP3 (ANLG FST SWP EN)

GND A7TP9

Switch A7S1A1 off.

Perform Data Bus Test Routine Start-Up Procedure (F).

The binary count sequence generated by the data bus test routine verifies blanking logic (U1, U15-U18, and U45) and character generator (U19, U28, and U31-U33). Character columns are read from the character ROM U33 into shift registers U31 and U32, and shifted into the blanking logic (U17, U18, and U45).

Signatures on U19, U33, and parts of U31 and U32 require moving the CLOCK connection to A7TP8 (CLK 00).

*For the next check move clock connection to A7U31, pin 2. Switch A7S1A1 off, without turning power off.

Refer to Figure 8-1 for general signature analysis instructions.

Unless otherwise indicated, signature analysis is independent of plug-in control settings and can be performed with plug-in removed.




Figure 8-41. Processor Assembly A7, Signature Analysis Troubleshooting Diagram (3 of 4)

9.75/9.76

I. I/O Check

Signature Analyzer connections:

CLOCK \ A7TP8 (CLK \ 00)

START \ (see table)

STOP \ (see table)

GND A7TP9

Remove Data Converter Assembly A5 from display mainframe.

Remove jumper A7E1.

Switch A7S1A2, A7S1A4, and A7S1A5 OFF.

Disconnect 14-wire ribbon cable W6 from Motherboard Assembly A12.

5 Vdc Signature = 00UP

The binary count sequence on address bus A0-A15 enables I/O buffers U3, U4, and U12, driving the high-order data bus lines D8-D15. Each I/O line is verified by changing control settings according to the table.

Refer to Figure 8-1 for general signature analysis instructions.

Unless otherwise indicated, signature analysis is independent of plug-in control settings and can be performed with plug-in removed.

•••••• HP-IB A5=1/00UP HP-IB A5=0/0000 (REAR PANEL) HP-IB A3=1/00UP HP-IB A3=0/0000 (REAR PANEL) HP-IB HP-IB (REAR HP-IB HP-IB (REAR (GND)

Figure 8-41. Processor Assembly A7, Signature Analysis Troubleshooting Diagram (4 of 4)

8-77/8-78

Service






FIGURE 8-42. PROCESSOR ASSEMBLY A7, COMPONENT LOCATIONS
8-79/8-80





@ STORE CONTROL SWITCH

FIGURE 8-43. PROCESSOR ASSEMBLY A7, SCHEMATIC DIAGRAM (3 OF 5) 8-85/8-86

SERIAL PREFIX: 2223A

MODEL 853A

A7 PROCESSOR ASSEMBLY

00853-80008 (SHEET 3 OF 5)

NC 2 NC

NC 0 029B

HC 12 U29D HC 13 D011 HC

U45H HC 17 3 HC

HC B HC

U49B

HC B NC

NG 33 NG

(R) POWER SUPPLY AND FILTERING

HC 9 0 10 HC

D HP-IB INTERFACE AND SWEEP STATUS

U45A 2020 ±0 ±0

_ L 1/0 SEL

L 1/0 SEL

21 0101 13 0102 15 0103 27 0104

4 12 D10B

20 NABC 20 BHD, (NDAC) 23 NRFD 24 GHD, (NFRD) 21 DAV 22 GND, (DAV)

L ROW EN

L 1/0 SEL

M 1/0 DECODER

ADDRESS BUS A4 2 A5 3

U56C U56B 9 12 13 10 0 B 4 0 G U2

4 7 0105 4 10 0106 3 8 0107

L 1/0 BEL

INTERFACE

ADDRESS ADR3 4 ADR4 2 ADR5 6 ADDR5 6 ADDR5 6 ADR5 6

L HANUAL 11 >-

SHEEP RETRACE 57 >+--

DATA BUS

(N) CONTROL LATCHES

38 IN SEL A

ANLG FST SWP EN TO SHEET 1 BLOCK D

U48B | 16

L PLOT GRAT 2>---

L MAX HOLD A 1 > 1

L MATTE B B > 1

L MAX HOLD B 3 > 1

L STORE BLINK B 7 > 1
L STORE BLINK A 5 > 1
ADC BUSY 33 > 1
LHOISE 43 > 1

A7 PROCESSOR ASSEMBLY 00853-60008 (SHEET 4 OF 5)

JS PIN	BIONAL	TO FROM	FUNCTION BLOCK
1	ADR2	A10P1-1	- 1
5	ADR4	A10P1-2	1 7
3	ADR1	A10P1-3	
4	ERDA	A10P1-4	
B	MC		
	ADR5	A10P1-8	- L
7	D105	A10P1-7	
	REN	A10P1-8	1
0	0107	A10P1-9	T.
10	0108	A10P1-6	
11	Didicin	A10P1-11	Ĺ
12	D100	A10P1-12	L
13	0102	A10P1-13	L
14	HC		
15	0103	A10P1-15	L
16	NC	1	1 /
17	D104	A10P1-17	L
10.	HC		19 J. F.
19	EOI	A10P1-19	[_ t
20	NC		
21	DAV	A10P1-21	L
55	GHD, (DAV)	A10P1-22	L :
23	HP/D	A10P1-25	Ļ
24	SHD, (MAFD)	A10P1-24	L ,
25	DACH	A10P1-25	L
26	RHD. (MDAC)	A1091-28	L
27	IFC.	A10P1-27	L
20	end, (IFC)	A10P1-28	L
59	SRG	A10P1~29	<u> </u>
30	GNC, (SRQ)	A10F1-30	
31	ATN	A10P1-31	L.
35	GND, (ATH)	A10P1-32	JL
33	NC .		
34	FOOIC BND	A10P1-34 ·	L L

, J2			
PIN	BIONAL	TO FROM	FUNCTION BLOCK
1	L MAX KOLO A	A1A1P1-12	P
2	L PLOT GRAT	A3A1P1-10	0
.3	L MAX HOLD B	A1A1P1-14	P
4	L PLOT TRACE	A1A1P1-18	Ö
5	L STURE BLNK A		ō
8	L STORE BLNK B	1	Ö
. 7	L MRITE A	A1A1P1-17	Р
Ð.	L MRITE B	A1A1P1-15	Р
, 0	L DOTE AVE	A1A1P1-10	P
10	L INP-B-A	A1A1P1-13	Р
11	EMANUAL	A9J1-8	L
12	DSPL CHAR	ASP1-30	K
13	OSPL THACE	A3F1-31	<u> </u>
14	L X CLAHP B	A5P1-6	H
15	STROKE BLAK	A3P1-32	H
16	STAK BLAK LCHO	ASP1-7	K
27	STRK DATA STRB	A5P1-33	<u> </u>
18	STAK GEN TING	ASP1-B	<u> </u>
19	STROKE SEL	A5P1-34	<u> </u>
20	L DETL BLNK	AEP1-7	<u>K</u>
21	X HOLD LEFT	A5P1~9	H
22	05 07	ASP1-35	
		ASP1-10	
24	08	A5P1-35	1 .
_	09	A5P1-11	
26	010	A5P1-37	
20	012	A5P1-12 A5P1-3B	
$\overline{}$	013	A5P1~13	
 ;	014	A5P1-13	
	015	ASP1-14	
	L INTEN HOD	ASP1-37	K
33	A_2 BUSY	A5P1-40	0
	GRAT EN	A8F1-36	K
\rightarrow	ADC HI BYTE	A5P1-15	Й
	AHLG/LDBTL	A6P1-4	K
	ADC LO BYTE	ASP3-41	- M
38	HC		
39	IH BEL A	A5P1-16	N
40	IN SEL B	ASP1-42	N N
	RED CONY	ASP1-17	N
42	L SWP LIHIT .	APJ1-5	Ň
43	LNOISE	A5P1-19	Ö
44	ADC CLK	A7P1-18	Q
45	DETL GND	NOTE &	R
46	OGTL GND	NOTE S	A
_		HOTE 5	A
	DGTL OHD	NOTE 6	Ĥ
\rightarrow		HOTE B	R
		NOTE D	R
		AlaiPi-7	A
		AIAIP1-7	R
			R
		AIA1P1-7	<u> </u>
		ASASPS-7	<u> </u>
_		A1A1P1-7	<u> </u>
		O1-1UPEA	<u> </u>
		ASPUS-6	к
- →		ABPJS-7	<u> </u>
au 11	. SWP TRIG	B-1L90A	N

SERIAL PREFIX: 2223A Figure 8-43. Processor Assembly A7, Schematic Diagram (4 of 5)

Service				Model 85
MNEMONICS		DESCRIPTION	No. 10 Sept. 10	
ADC BUSY	ANALOG TO DIGITAL CONVERSION E	BUSY	The state of the s	Y
ADC CLK	ADC CLOCK			
ADC HI BYTE	ADC HIGH-BYTE			
ADC LO BYTE ANLG/LDGTL	ADC LOW-BYTE ANALOG/LOW-DIGITAL	4		
ANLG FST SWP	ANALOG FAST SWEEP			
INLG FST SWP EN	ANALOG FAST SWEEP ENABLE	and the second		
ATN	ATTENTION			
HAR DOT	CHARACTER DOT			t in the second
CHAR DOT SH	CHARACTER DOT SHIFT			
CLK O	100000			
COUNT EN	COUNT ENABLE			
CPU CLK CTL R/LW	CENTRAL PROCESSING UNIT CLOCK			
SIL M/LW	CONTROL HEAD/LOW-WHITE			
DAV DGTL GND	DATA VALID	•		
OOT SEK EN	CONTROL READ/LOW-WHITE DATA VALID DIGITAL GROUND DOT CLOCK ENABLE DISPLAY CHARACTER			
DSPL CHAR	DISPLAY CHARACTER			
SPL TRACE	DISPLAY TRACE			
EOI	DISPLAY TRACE END OR IDENTIFY	• · · · · · · · · · · · · · · · · · · ·		
BRAT EN	COUNT ENABLE CENTRAL PROCESSING UNIT CLOCK CONTROL READ/LOW-WRITE DATA VALID DIGITAL GROUND DOT CLOCK ENABLE DISPLAY CHARACTER DISPLAY TRACE END OR IDENTIFY GRATICULE ENABLE HIGH-BYTE READ/LOW-WRITE			
II-BYTE R/LW	HIGH-BYTE READ/LOW-WRITE		•	
FC	INTERFACE CLEAR			
IN SEL A	INPUT SELECT A			
IN SEL B	INPUT SELECT B			
. CHAR DOTS	LOW CHARACTER DOTS			N
L CPU CLK	GRATICULE ENABLE HIGH-BYTE READ/LOW-WRITE INTERFACE CLEAR INPUT SELECT A INPUT SELECT B LOW CHARACTER DOTS LOW CENTRAL PROCESSING UNIT CI LOW CPU RESET LOW DIGITAL AVERAGE LOW DIGITAL AVERAGE LOW INPUT MINUS B EQUALS A LOW INPUT MINUS B EQUALS A LOW INPUT/OUTPUT SELECT LOW MAXIMUM HOLD A LOW MAXIMUM HOLD A LOW MAXIMUM HOLD B LOW PLOT GRATICULE LOW PLOT TRACE LOW READ-ONLY MEMORY ENABLE LOW STORE BLANK A LOW STORE BLANK B LOW SWEEP TRIGGER	OCK		
L CPU RESET	LOW CPU RESET	to the second		
L DGTL AVG	LOW DIGITAL AVEHAGE			
L DOTL BLNK	LOW DIGITAL BLANK			
INP-B=A L INTEN MOD	LOW INTO MINUS D EQUALS A			
L I/O SEL	LOW INJENSITY MODULATION		•	
L MAX HOLD A	TOW MAXIMIM HOLD A			
L MAX HOLD B	LOW MAXIMUM HOLD B			
L PLOT GRAT	LOW PLOT GRATICULE			
L PLOT TRACE	LOW PLOT TRACE			
L ROM EN	LOW READ-ONLY MEMORY ENABLE			
L STORE BLNK A	LOW STORE BLANK A			
L STORE BLNK B	LOW STORE BLANK B			
		,		
L SWP LIMIT	LOW SWEEP LIMIT			
L WRITE A L WRITE B	LOW WRITE A			
L WALLE B	LOW X CLAMP BIGHT			
I MANITAL	I I OW MANIIA			The state of the s
LNOISE	LOW NOISE	10 m		,
LO-BYTE R/LW	LOW-BYTE READ/LOW-WRITE			
LR/W	I OW-DCAD /WDITE			
MS0	MEMORY SELECT 0			
MS1	MEMORY SELECT 1			
452	MEMORY SELECT 0 MEMORY SELECT 1 MEMORY SELECT 2 MEMORY SELECT 3 NOT DATA ACCEPTED NOT READY FOR DATA			
MS3	MEMORY SELECT 3	•		
NDAC	NOT DATA ACCEPTED		1 No. 1 No. 1	
NRFD	NOT READY FOR DATA			
JEN .	REMOTE ENABLE			
IEO CONV	REQUEST CONVERSION		1	Same to the same
I/LW	READ/LOW-WRITE			
IOM EN	READ-ONLY-MEMORY ENABLE			
SLOW SWP SRO	SLOW SWEEP SERVICE REQUEST			
STRK BLNK LCHD	STROKE BLANK LATCHED			
STRK DATA STRB	STROKE DATA STROBE			y y
STRK GEN TIMG	STROKE GENERATOR TIMING		Mr.	
STROKE SEL	ISTROKE SELECT			
SYS H/LW	STROKE SELECT SYSTEM READ/LOW-WRITE			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
NR CLK	WRITE CLOCK			14 1 15 Year 19
X HOLD '	X HOLD LEFT			·
	1	7.	· · · · · · · · · · · · · · · · · · ·	
•				eta pritokrila 📥 🛒 📆
		The second second		
· ,		**	, , , ,	
<u>. </u>				

SERIAL PREFIX: 2223A
Figure 8-43. Processor Assembly A7, Schematic Diagram (5 of 5)

INTERFACE ASSEMBLY A9. CIRCUIT DESCRIPTION

Interface Assembly A9 processes the analog vertical, sweep, and penlift signals from the plug-in to drive circuitry in the XYZ Amplifier Assembly A6 and Data Converter Assembly A5. Also, the input sweep rate is detected and used to control the display mode.

This assembly generates an error signal which is fed back to the plug-in. This error signal limits the AUTO TIME/DIV sweep rate when digital display mode is selected. A comparator signals Processor Assembly A7 when manual sweep mode is active. The Interface Assembly buffers a sweep trigger signal generated by the Processor Assembly. It also senses the plug-in sweep speed and initiates mixed mode. (For detailed description of mixed mode, refer to Counter circuit description of Processor Assembly A7.)

Video Amplifier (A)

The differential vertical output from the plug-in is attenuated in the Interface Assembly, forming the VIDEO input for the XYZ amplifiers and the analog-to-digital converters in assemblies A5 and A6.

Transistor Q8 amplifies the difference of the signals at its bases and drives emitter follower Q7. The Q7 output is fed back through R7 to the inverting base of Q8, where it is summed with one of the differential inputs fed through R2. The other differential input is divided by R1 and R3 and applied to the noninverting base of Q8. The voltage gain equals R7/R2 or R3/R1. Resistor R8 provides output voltage offset. When the two inputs are equal, TP4 is about 0.4V.

Resistor R5 sets the emitter current in Q8. VR1 determines Q7 emitter voltage. Resistor R4 sets the collector current in the inverting half of Q8. Bias current for Q7 is provided by R10. Supply filtering is provided by R6, C1, C2, C7, and L1. The amplifier is isolated from external loads to prevent oscillations by R9 and R11.

Sweep Buffer (1)

When switch S1 is set to the INT position, the -5V and +5V sweep signal from the plug-in passes through unity-gain amplifier U5 to the XYZ Amplifier Assembly and the Data Converter Assembly. The sweep signal also passes through R31 to the rear-panel HORIZ (SWEEP) output. Resistor R32, CR5 and CR6 prevent the U5 input from exceeding power supply limits.

When switch S1 is set to the EXT position, the signal present at the rear-panel HORIZ (SWEEP) becomes the sweep input to U5. When no sweep signal is present, R30 holds the U5 input at 0V.

Automatic Sweep Time (AST) Limiter, General Description

Figure 8-44 illustrates how the basic sweep circuitry in the plug-in and the AST limiter circuitry interact. In the plug-in, a current source feeds an integrating capacitor, forming a ramp. When the ramp voltage has i creased to +5V, a comparator triggers a switch to reset the integrating capacitor to -5V and the cycle repeats. The value of the current source is proportional to the slope of the sweep voltage waveform. When AUTO TIME/DIV is selected, the current source is varied by both the plug-in and Interface Assembly A9. The plug-in varies the current source with resistors (R), according to plug-in, front-panel control settings. The Interface Assembly varies the current source with feedback current IFB.

The sweep rate is detected by differentiating the sweep waveform; the output of U4A is negative when the slope of the sweep exceeds a threshold value determined by R13. This causes the output of integrator U4B to increase, producing more feedback current for the plug-in. This decreases the current feeding the integrating capacitor, decreasing the slope of the sweep ramp.

Sweep Differentiator

Summing amplifier U4A produces an output proportional to the slope of the sweep voltage waveform. The sweep voltage is applied across C3, producing a current proportional to the sweep voltage change per unit time.




Figure 8-44. Automatic Sweep Time Limiter

The constant current in R13 is subtracted from the current produced by C3. The difference passes through R18. When the currents produced by R13 and C3 are equal, U4A output is zero. During a sweep, the U4A output is positive or negative when the C3 current is less or greater than the current through R13. During retrace, C3 current is negligible and R13 biases the U4A output positive.

When a digital display mode other than DGTL AVG is active, Q6 is off and R14 and R15 produce a 1.2V drop across R13. This corresponds to a 120 V/sec slope, equivalent to a 8.3 msec/DIV sweep. When DGTL AVG mode is active, Q6 is on and R14 – 16 produce a 0.66V drop across R13. This yields a 66 V/sec slope, equivalent to a 15 msec/DIV sweep.

AST Loop Integrator

Amplifier U4B integrates the error-voltage output of U4A to provide a feedback signal to the plug-in. Resistor R19 determines the current integrated by C8. Resistor R20 provides feedback loop compensation. Diode CR2 prevents U4B output from being less than -0.6V.

The U4B output is converted by R21, CR4, and Q4 to current. The collector current of Q4 is the same as Q4B since R24 and R25 are equal. Q4A is a 6.5 mA current source. When the AST limit feedback loop is active during auto sweep times and digital display mode, Q4A collector voltage is about +11V. When U4B output is high, CR4 is reverse-biased and all current from Q4A goes to the plug-in, slowing its sweep. As U4B output decreases, CR4 conducts through R21, diverting Q4A current from the plug-in, allowing the sweep rate to increase.

Model 853A Service

Switch Q3 disables the AST limit feedback loop when both STORE BLANK buttons are pressed. Current flows through R27, turning on Q3. No current flows to the plug-in. When no input connection is made, R28 provides base current to Q3.

For troubleshooting, ground TP7. This turns Q3 off and enables the AST limit feedback loop.

Slow Sweep Detect (3)

When digital display mode and calibrated sweep times are active, the feedback loop is disabled and the output of integrator U4B ramps up or down according to the sweep rate. Comparator U1A provides an indication to the Processor Assembly of the sweep rate. For sweeps slower than the threshold determined by R13 (8.3 ms/DIV or 15 msec/DIV), U4A output is positive during the forward-portion of the sweep. This causes the output of integrator U4B to decrease to -0.6V. Thus, the inverting input of U1A is less than the noninverting input determined by R22 and R23; this forces U1A output high. For sweeps faster than the threshold (R13), U4B output increases. The inverting input of U1A is then higher than the noninverting input determined by R22 and R24; U1A output goes low.

Comparators 6

Comparators U1B and U1C convert PENLIFT to a RETRACE signal for Processor Assembly A7, and a switching signal for Q5. PENLIFT is 0V during the sweep, and +15V during retrace. PENLIFT is compared with +5 Vdc (U2R5 and U3R5). When PENLIFT is greater than +15V, CR3 and U2R6 protect the comparator inputs.

The LMANUAL signal notifies Processor Assembly when manual mode is active. The output of U1D is normally at +5V; it is 0V during manual mode.

Sweep Trigger @

Transistors Q1 and Q2 convert L SWP TRIG to levels compatible with the the plug-in. Transistors Q1 and Q2 are normally off. To trigger a sweep, L SWP TRIG initially goes to 0V, then returns to +5V. Transistor Q1 turns on. Current through R36 turns Q2 on. The collector of Q2 goes to +15V and resets the sweep. When Q2 turns off, its output returns to -15V, triggering the sweep.







Figure 8-45. Interface Assembly A9, Component Locations





MODEL 853A

America.



SERIAL PREFIX: 2223A

FIGURE 8-48. INTERFACE ASSEMBLY A9, SCHEMATIC DIAGRAM

A10 HP-IB INTERCONNECT ASSEMBLY 00853-60009




Figure 8-47. Interconnect Assembly A10, Component Locations




Figure 8-48. HP-IB Interconnect Assembly A10, Schematic Diagram




Figure 8-49. Motherboard Assembly A12, Component Locations

A12 MOTHERBOARD ASSEMBLY (00853-60006)

NOTES:

1. Boldface indicates assembly where signal originates.

2. ANLG GND (♥), DGTL GND (♥), RETURN (♥), CTL GATE GND (♥), BUFFER GND (♥), and REG GND (♥) short to chassis at Motherboard Assembly A12. HC GND passes through Motherboard Assembly A12 and Display Power Supply short to chassis at Motherboard Assembly A12. HC GND passes through Motherboard Assembly A12. HC GND passes through Motherboard Assembly A12.

		Display Control Assembly A1A1J1	Display Adjust Assembly A2P1	Display Power Supply Assembly A332	Voltage Power Supply Assembly	Data Converter Assembly A5P1	XYZ Amplifier Assembly A6P1	Processor Assembly A7J2	Interface Assembly A.5.11	Fan Module Assembly (A13) A1239
	+158V +158V SW	1 1		- 1	12,27		19,44	1 1	i 1	1 1
	+15V +26V UNR¿G +5V	1 1 -	1.7	6 4 12 13 14	11,26	1,26	21,46	51.52.53	n	111
)	•	86		10.25	3.28	23.48	54,55,56	m	. I
	-13V -FAN ADC BUSY	1, 1, 1	3	m 1	} 1 .1	6				6 1
	ALC CLK ADC HI BYTE	1 1		1 1		-18 15	· []	35	1 1	· 1 1
	ADC LO BYTE ANLG/LDGTL	1 1	. [- 15 . [[]] . []	1.1		4 .1	14	37 36	1.	T (K
	ANLG BLNK	1.2.3.4	34.10	89.10.11	12.13	2.20.22.25.	32 123		11,12	
,	CONTROL GATE				16,17,28	27,45,47	25,27,47	48,49,50	1	:
	D6	1 1	ĹŢ	1		35	1 1	ָרָן נוֹינָנ		
)	1 1	i i	1 1	in in	36	i T	57.		
	D9 D10	i .ļ	1.1		1.1	37	1 1	ç 9	1 1	1 1
	D11	1		ı		12	ats. Fil	7.27	1 1	1 1
-	D13		1 1) 	13		6		Ι Τ΄ - : : : : :
	D1.	1 1	ļ.	1.		39	1 1	3.0	1 I	1 1
	DGTL X		1-1	, ,) 	29	43	; 1	1	i
	DGTL Y DSPL CHAR		1 1			4 %	<u>∞</u> 1	1 2	1 1	1 1
	DSPL TRACE					31	. 1	<u> </u>	1	1
	FOCUS GATE		ا ر	1 f	4,19 6,21	li	38	ΙΙ		1 1
	GRAT EN	1 1	()	Tier	15.30	1 1	36	% 1	1 1	1
7.1 9.1	IN SEL A			Y Y Y Y		91	1,	39	₩ ₩ 1	
	INTEN				l I) 	Ę	7		
	EDGTL'AVG	1.(1) 2 (1)		1 1	1 1,		17	20 %	ا باک ا باک	
		27	: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					01 / 10	الر	
e f V	LINANUAL		1	1 1	i /i	L 4,		7 -	ූජ	l La 8
	L MAX HOLD A	12		1 1	1 1	/ / / / / I	1.1	- "		,1 1
	LNOISE	! 1	1]	1	6	 	43	`	1
	L PLOT GRAT L PLOT TRACE	5 5 8 5	1 1	1 1	: !	I ↓		.14	1 Î	1 i
1	L STORE BLNK A	50	1		1	1	·	ب ب	· · .	
	L SWP LIMIT	<u>.</u> 1	, Î	i ı	1 1	1 1) . I		រភ	1
,	L SWP TRIG	1 5	; 1	<u>,</u>		ı	}	9 7	၈	<u>i</u> 1
	L WRITE B	. 1	ı	.1	. 1	111	1	. ∞ ;	1	İ
	L X CLAMP R REQ CONV	r 1	I.	, ,	Ιţ	17	1 1	<u>+</u> +	[]	1 _. 1
	RETRACE	I - ∝	.		. !	1 1	١σ	57	5 I	
	N. S.) '.	İ	1.		 	1	59	~ 0	ĺ
	KE BLN	I I	1 1	1 1	1 1	32	1 1	ស្ត <u>្</u>	o	
	STRK BLNK LCHD STRK DATA STRB	1 1	1 1	1 1	1 1	33	1.1	16	l I	ľ, l
eş#	STRK GEN TIMG	1.1	, 1	1 1	1 1	00 LE	35	8 ∫	1 1	1 1
	日:	ı	l 	.1		34	{ i \$	61	1 3	1
	VIDEO	1 'T	·. [[: 	1 1	\$ 92	50.		<u>. t</u>	1 1
	X HOLD LEFT X POSN 1	1 1	1 9	1' 1	1 1	о I	39	<u>.</u> .	1 1	1 1
	X POSN 2	ľ	· vo :	1	ĺ		38		!	ı
	Y LOSS									-

Figure 8-51. Major Assemblies, Components Locations

8-99/8-100

TOP VIEW BOTTOM VIEW A10 HP IB INTERCONNECT (UNDERNEATH) A10W1 A3 DISPLAY POWER SUPPLY A11 PRIMARY SWITCHING (UNDERNEATH) W2 (UNDERNEATH) A13 FAN MODULE A9 INTERFACE W1 B1 W2 (UNDERNEATH) A10 HP-IB INTERCONNECT (UNDERNEATH) A5 DATA CONVERTER A8 PLUG-IN POWER SUPPLY A12W2 A12 MOTHERBOARD -W3 (UNDERNEATH) A4 HIGH-VOLTAGE POWER SUPPLY A2 DISPLAY CONTROL A6 XYZ AMPLIFIÉR A14 CRT A7 PROCESSOR A1A1 DISPLAY ADJUST (UNDERNEATH) A12W1

CHANGES

CHANGES

Mndel Number: 853A Date Printed: Augus August, 1982 Part Number: 00853-90001

correcting manual errors and for adapting the manual to instruments containing improvements made after the printing of the manual.

To use this supplement!

Make all ERRATA corrections

Make all appropriate serial number related changes hidicated in the tables below.

. 1	Serial Prefix of Number	Make Manual Changen		Serial Freits of Number	Realiza Remarks reference
	► 2244A				
		San All San San San San San San San San San San	$\Big]$,		
	And the second of				
	agair agair agair agair agair agair agair agair agair agair agair agair agair agair agair agair agair agair ag Agairtí agairtí				
				, www.	
	, , , , , , , , , , , , , , , , , , ,				
				25.0	
	,				

NEW ITEM

NOTE

Manual change supplements are revised as often as necessary to keep manuals as current and accurate as possible. Hewlett-Packard recommends that you periodically request the latest edition of this supplement. Free copies are available from all HP offices. When requesting copies quote the manual identification information from your supplement, or the manual number and print date from the title page of the manual.

5 NOVEMBER 1982

2 Pages



-ERRATA

Page 2-1:

At end of page, change recommended fuse fo 220/240 Vac line voltage to 1.25A FAST BLO.

Table 6-3:

Change A3C1 to HP Part Number 0160-5214, Check Digit 8, CAPACITOR-FXD .1UF +-20% COVDC CER.

Charge A3C2 to HP Part Number 0160-3456, Check Digit 6, CAPACITOR-FXD 100PF +-101 IKVDC CER.

Change 13MP6 to HP Part Number 0340-0949. Check Digit 8, TRANSISTOR INSULATOR. Change F. from HP Part Number 2110-0001 to 2110-0094, Check Digit 9, FUSE 1.25A 250V.

់ Figure ថ្នាំថ្នេះ

Change item 8 to HP Part Number 0515-0395, Check Digit 9, SCREW-MACH M4 X 0.7 6MM-10 90-DHG-FUH-HD.

Change Item 20 to HP Part Number 0515-0413, Check Digit 2, (2 places) SCREW-MACH 6PCH PAN HIX PAZI DRIVE.

Figure, 6-5:

Add mechanical parts:

Item 24, HP Fart Number 0515-0412, Check Digit 1, SCREW-SMM3 25 PCH PAN-HD-PZ: Item 25, HP Fart Number 2190-0102, Check Digit 8, WASHER LK 472 ID. Them 26, HP Part Number 3950-0035, Check Digit 8, NUT-HEX 15/32/32. Tosicion item 20 (2) places) at left side of Processor Assembly. Positions tems 25 (2 places) and 26 (2 places) at upper corners of rear panel.

Figure 6-6

Add item 21, HP Part Number 2360-0135, Check Digit 8, (2 places) SCREW-MACH 632 1.500 LN-LG PAN-HD-POZI Add Item 22, HP Part Number 2 90-0018, Check Digit 5, (6 places) WASHER LK .141

ID.

Change number of item 15 to 4 places.

Three screws and look washing attach each rear foot to the rear wanel. Items 21 and 15 are the benter and outer screws, respectively. Item 22 is the lock washer.

Figure 6-7:

Change item 11 to HP Part Number 2350-0117. Check Digit 5, SCREW-MACH 6-32 /375 PAN-HD-POZI.

Change item 13 to HP Part Number 5061-0089, Check Digit O, KIT, FRUNT HANDLES.

Figure 8-12 (1 of 2): Change value of F1 for 220V, 240V operation to 1.25A.

Page 8-64:

In Counter circuit description, sixth paragraph, CPU address is \$13 when MNLG FST SWP EN is high.

►CHANGE 1

Table 6-3:

Change A4A1 to HP Part Number 08569-60080, Check Digit O, HIGH VOLTAGE TRANSFORMER.

Change A4J2 to HP Part Number 1251-4647, Check Digit 3, CONNECTOR POST PP HDR. Change A4J3 to HP Part Number 1251-4646, Check Digit 2, CONNECTOR POST TP HDR. Change A4R28 to HP Part Number 0699-0171, Check Digit 7, RESISTOR 6.5M 5% 1W/C TC=0 - 100.

Change A4R29 to HP Part Number 2100-3359, Check Digit 4, RESISTOR-TRMR 2M 20% C

SIDE-ADJ 1-TRN. Change A4R30 to HP Part Number 0699-0519, Check Digit 7, RESISTOR 12M 5% 1W.

Pages 8-27 through 8-29: In circuit description, change cathode and filament voltage to -2350V, and control grid to -2400V.

Figure 8-14:
In function block H, change value of R28 to 6.5M, R29 to 2M, and R30 to 12M. Change cathode and filament voltage to -2350V, and control grid to -2400V. Change A4A1 part number to 08569-60080.